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Abstract 
Distributed generation (DG) of power is developing very fast due to the development 
of renewable energy techniques and combined heat and power (CIIP) generators. In 
many DG applications, power converters are widely employed as the interface with 
the grid. Among them, the DC/AC power converter is a basic component for the 
conversion of many types of renewable energy, such as wind and solar energy. To 
achieve the satisfied performance of DC/AC power converters, many control methods 
have been developed for the control of such converters. 
This thesis concentrates on the design and implementation of an advanced voltage 
controller for DC/AC power converters. Chapter 2 and 3 focus on the review of 
several control techniques and address the design of the new voltage controller for 
the DC/AC power converter. Chapters 4,5 and 6 describe the implementations of 
the control system in the experiments, and present experimental results. 
My main contributions are summarised as follows. 
Designed the advanced voltage controller based on the internal model princi- 
ple and H,,. control theory. Three practical issues, which will interfere with 
the performance of the controller, were also taken into account in the design 
procedure. 
9 Implemented the two-loop control system by using two digital signal processors 
(DSPs) and achieved the high-speed parallel communication between them. A 
printed circuit board (PCB) was also designed for the connection between the 
two DSP boards. 
0 Obtained experimental results without and with grid., i. e., the island and 
grid-connected mode. In the island mode, the voltage controller was tested 
with different types of loads, including the three-phase balanced pure resistive 
load, unbalanced resistive load, and three-phase inductive load. In the grid- 
connected mode, the power controller was also deployed to control the power 
flow between the converter and the grid, and to generate the reference voltages 
for the voltage controller. The experimental results presented in the thesis 
show that the voltage controller could work well under different circumstances. 
Produced a paper, which summarised my contributions in this project and 
included the experimental results. It has been accepted by a conference and 
will be published later this year. 
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Chapter I 
Introduction 
1.1 Motivation 
In recent decades, as an expanded global population is becoming more industrialized 
and modernized, more energy will be required to meet its growing consumption. 
However, due to the limited storage and the harder extraction of fossil fuels on the 
eaxth, the world is facing an energy challenge. Many countries, especially developing 
countries, have begun to suffer from energy shortage. 
At the same time, however, the environmental effects of human being's activities, 
especially the use of fossil fuels are becoming increasingly serious. As known to all, 
the fossil fuels' combustion is the largest source of emissions of greenhouse gases, 
which result in the global warming, the most serious worldwide threat. Due to 
the global warming, the average temperature of the Earth's near-surface air and 
oceans has been increased, which also causes other climate changes, including sea 
level rise and the increase of the frequency and intensity of extreme weather events. 
It is clear that during recent years, hurricanes, tornadoes, serious floods and other 
extreme weathers happened more frequently, not only in the local area but also 
nationally and globally. 
In order to help meet the increased global energy requirement and reduce greenhouse 
gases emissions and other pollutants, the use of renewable energy becomes very 
important. Renewable energy mainly includes solar energy, wind energy, bio-energy, 
tides and geothermal energy. Due to its small energy density, most power generations 
for renewable energy, especially wind, solar and biomass, are in the distributed 
generation (DG) mode. 
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In general, DG can be defined as an electric power generation within distribution 
networks or on the customer side of the network [10]. DG units have limited size 
and they are interconnected at the substation, distribution feeder or customer load 
levels [13]. As electricity generated by renewables is usually close to the place where 
it is used, the amount of energy lost in electricity transmission is reduced in the DG 
mode. DG also reduces the number of power lines that have to be constructed in 
the central generation mode. 
Some of DG systems can couple directly to the grid. However, many of them have 
to use power electronics based interfaces, which are usually called power converters. 
For instance, variable speed wind-turbines and high-speed gas turbines require AC 
(alternating current) to DC (direct current) to AC conversion [58]. The solar electric 
systems, which consist of solar panels producing DC electricity also require DC to 
AC conversion to be compatible with the grid. In these examples, it is clear that the 
DC/AC power converter is a basic component in the renewable energy utilization 
and power conversion. 
Converter-interfaced DG systems play an important role for power quality improve- 
ment, such as suppression of harmonic distortions. It can provide pure sinusoidal 
voltage to the local load even in the presence of nonlinear load, or generate and 
supply pure sinusoidal current to the grid [411. 
Popular voltage source DC/AC converters use full-bridge topologies, which em- 
ploy level-triggered switches or pulse-triggered switches. For such semiconductor 
switches, two control methods, square-wave switching method and pulse width mod- 
ulation (PWM) control method, are always deployed. In recent years, PWNI control 
has been widely used owning to the better switching efficiency and smaller power 
loss. In this thesis, PWM technique is also employed as the switching method. 
To obtain the pure AC output voltage, several control techniques have been proposed 
for the control of DC/AC power converters, including the traditional PID control, 
deadbeat control, sliding-mode control, fuzzy control and repetitive control. Each 
control method has its own advantages and shortcomings, which will be addressed 
in the following chapter. To obtain satisfied robustness and tracking accuracy, in 
this thesis, an advanced voltage controller for the DC/AC power converter, which 
is based on 'H,,,, repetitive control theory, has been designed and implemented in 
the experiment. The simulation and experimental results show that this voltage 
controller could work well tinder different circumstances. 
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1.2 Outline of the thesis 
The thesis can generally be divided into two parts, design and implementation, 
according to the contents. Chapter 2 and 3 present the review of several control 
methods and introduce the design of a repetitive voltage controller for the DC/AC 
power converter, while Chapters 4,5 and 6 describe the hardware and software im- 
plementations of the control system in the experiments, and give some experimental 
results. The thesis is structured in the following way: 
Chapter 2 reviews five control methods for DC/AC power converters as well as the 
development of the repetitive control theory. It also presents some backgrounds of 
power electronics, especially the insulated gate bipolar transistors (IGBTs), which is 
always used as the basic switching device in DC/AC power converters. In addition, 
the pervious work related to this thesis is briefly introduced. 
Based on the repetitive control theory identified in Chapter 2, the design of a voltage 
controller for the DC/AC power converter is given in Chapter 3. Particularly, some 
practical issues, such as DC components in the tracking error due to the discretiza- 
tion of the voltage controller, the processing time delay occurred in the experiment 
and the larger discrete-time tracking error, are taken into account in the controller 
design. Meanwhile, a PI type power controller is employed to control the active and 
reactive power flow between the converter and the grid, and generate the reference 
voltage for the repetitive voltage controller. This two-loop control system, where the 
voltage controller is working in the inner loop and the power controller is working in 
the outer loop, has been modelled in the MATLAB Simulink. The simulation results 
show that this voltage controller can work well in both continuous and discrete time. 
The tracking error, the difference between the output voltage and reference voltage 
could be convergent quickly in the first some cycles. It also works well with external 
disturbances and different loads. 
Chapter 4 presents the hardware setup for the experiment. In this chapter, the 
control platform for the DC/AC converter, which is based on two digital signal 
processors (DSPs) is introduced. A high-speed parallel communication and the 
hardware connection between the two DSPs are also addressed in detail. 
Chapter 5 is a continuation of the work in Chapter 4 by taking into account the 
software setup for the two DSPs. The calculations of the space vector pulse width 
modulation (SVPWM), the three-phase voltage and power controllers are imple- 
mented on the high-speed DSP. The analog to digital (AD) conversion, the circuit 
13 
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protection, the PWM signal generation and the serial communication between the 
DSP and a supervisory computer are implemented on another DSP with many pe- 
ripherals and interfaces. 
The experimental results are presented in Chapter 6. These results show that the 
two-loop control system, including the voltage and power controllers, works well in 
the experiment and the voltage controller has better capability to control the output 
voltage of DC/AC converters. 
The main conclusions of the thesis are summarized in Chapter 7, with applications 
and possible future work. 
1.3 Main contributions 
This work has made contributions in the design of an advanced voltage controller 
based on H,,,, repetitive control theory by taking into account of some practical issues 
resulting in the performance degradation of the voltage controller . The three main 
practical problems are the DC components in the voltages and currents, the DSP 
processing time delay, and the less accurate reference tracking due to the discrete- 
time internal model. In this thesis the analysis and solutions to these issues are 
presented. 
To tackle these problems, in the design procedure of the voltage controller, a PI 
type filter was used to successfully suppress the DC component. An approximate 
mathematical model was deployed to model the DSP processing delay. For tile less 
accurate reference tracking, a slight modification of the low-pass filter cascaded with 
the delays in the internal model was made. Then an improved voltage controller 
was designed by taking into account the three issues. Although compared with the 
previous one, the new controller has a higher order, its performance is much better 
in the experiment. 
Another contribution is that the system, including the three-phase voltage and 
power controllers and the converter, was modelled and simulated in the NIATLAB 
Simulink. Whereafter, the control system was implemented in the experiment, which 
is another main contribution. Two digital signal processing (DSP) boards were used 
and the high-speed parallel communication was realized between them. To achieve 
the reliable communication, a printed circuit board (PCB) board was designed and 
produced for the hardware connection. All the software implementations, includ- 
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ing the initialization of DSPs, interrupt setup, space vector pulse width modulation 
(SVPWM), analog to digital (AD) conversion, voltage and power controllers imple- 
mentation, circuit protection and the serial communication between one DSP board 
and a supervisor computer were also achieved. 
Finally, the experimental results were obtained in the island mode and the grid- 
connected mode. In the island mode, the controller were tested with four different 
loads, including no loads connected, the three-phase balanced and unbalanced re- 
sistive loads, and the three-phase inductive load. Although there are more uncer- 
tainties and disturbances in the experiment, the voltage controller designed in this 
thesis could still track the references quickly and accurately. 
A paper, summarising my work in this project, has been submitted to a conference. 
It has been accepted and will be published later this year. 
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Background 
In this chapter, the related knowledge of power electronics, including the controllable 
switches and IGBT bridges is introduced. Then five control methods for DC/AC 
power converters are reviewed. Following that, the developments of repetitive control 
techniques and the ? i,,. theory are briefly introduced. Finally, the previous work of 
the voltage controller design for the DC/AC power converter is discussed. 
2.1 Introduction to the IGBT bridge 
In the power semiconductor field, there are three groups of the devices according to 
their degree of controllability [441: 
* Diodes. On and off states controlled by the power circuit. 
9 Thyristors. Turned on by a control signal but will be turned off only by the 
disappearance of the current in the power circuit. 
* Controllable switches. Can be turned on and off by control signals. 
The controllable switch category includes several device types such as bipolar junc- 
tion transistors (BJTs), metal-oxide-semiconductor field effect transistors (NfOS- 
FETs), gate turn off (GTO) thyristors, and insulated gate bipolar transistors (IG- 
BTs) [44]. The BJTs and GTOs are current driven devices, which have slow switch- 
ing speed and need complex driven circuits with high current capability. The NIOS- 
FETs are unipolar devices with high input impedances, so they need simple voltage 
driven circuits. They also have fast turn-on speeds. 
16 
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c 
Ic- 
E 
r Collec; fAr Emitter 
G 
Gate 
Figure 2.1: An n-channel IGBT circuit symbol. 
The insulated gate bipolar transistor (IGBT) is a bipolar transistor with an insulated 
base terminal, which is also called the'gate'. Figure 2.1 is an n-channel IGBT circuit 
symbol. The IGBTs have some of the advantages of the MOSFET, the BJT, and 
the GTO combined [44]. For example, the insulated gate enablcs simple gate driven 
circuits like those in MOSFET. The IGBT can be designcd to block the negative 
voltages, which is like the GTO. The switching speed of an IGBT is faster than 
a BJT, but is slower than a MOSFET. Both the IGBT and the BJT have the 
comparable on-state losses smaller than the XIOSFET [11]. 
le. Saturation Region 
IC tý Active Region 
UGE 
0 UGE(th) UGE 
Reverse Bloc-king 
Region 
UGE(th) 
URM 
fIr-,, I 
01 Foývard Blocking UFM UCE 
Characteristic 
(a) (b) 
Figure 2.2: An IGBT i-v characteristics, (a) transfer characteristic IC versus UGE and 
(b) output characteristic Ic versus UCE- 
Figure 2.2 is the i-v characteristics of IGBTs. Figure 2.2(a) shows the relationship 
between the collector current 1C and the gate to emitter voltage UGE. If the positive 
voltage at the gate is greater than the threshold voltage UGE(th)i the IGBT will be 
conducted. Figure 2.2(b) is the output characteristic of the IGBT, indicating the 
relationship between 1C and the collector to emitter voltage UCE. Normally, as 
a switch in power electronics circuits, IGBTs always work between the forward 
blocking region and the saturation region. Only when UcE < 0, IGBTs work in the 
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reverse blocking region. 
A DC/AC power converter is also called an inverter. It is an electronic circuit 
that not only delivers energy to an electronic device from an electrical source, but 
also converts direct current (DC) to alternating current (AC). It is one type of the 
switched mode power supplies, which including four major types according to the 
input and output waveforms: AC in, DC out, which is the rectifier; DC in, DC 
out; AC in, AC out, which is the frequency changer; and DC in, AC out. In the 
experiment, owning to many advantages of IGBTs over other switching devices, the 
three-phase DC/AC power converter was built based on the IGBT bridge. 
2.2 Control methods for DC/AC power convert- 
ers 
Along with the rapid development of the technology, Pulse Width Module (PWNI) 
power converters are now widely used in many applications, including the unin- 
terruptible power supply (UPS), active filters and adjustable speed ac drives. A 
DC/AC converter performs well if it has high input power factor and low output 
impedance, fast transient response and high steady-state accuracy, high stability, re- 
liability, efficiency and low electro-magnetic interference (EMI). In order to achieve 
satisfied performance of DC/AC power converters, feedback control techniques are 
always used for the control of such converters. 
Traditionally, DC/AC converters were controlled by analog circuits, which had many 
intrinsic disadvantages. For example, the use of dispersed elements and circuit 
boards leads to a high cost of the hardware and low reliability. The aging of analog 
elements and thermal drift also result in the dccline of inverter performance, and 
even lead to its failure. Furthermore, the analog circuit control system could not 
be directly employed in a different converter, but has to be entirely redesigned and 
produced according to different requirements. 
In the early 80s, microprocessors were deployed in control systems to improve the 
performance of inverters. However, due to the low speed of such microprocessors, 
the core control algorithm of an inverter was still realized by analog circuits at that 
time. Nowadays, along with the development of high-speed digital signal processors 
(DSPs), the digital control of sine wave DC/AC converters has become common 
practice. Digital control technique has many advantages. For example, the advanced 
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control technologies can be easily implemented with DSPs, which could in turn 
improve the performances of DC/AC converters. The digital control algorithm can 
also be easily modified to fit for a new converter without changing the hardware. In 
addition, the digital control system has better reliability and lower cost, and could 
be conveniently produced and maintained. 
So far, many closed-loop digital control schemes for DC/AC MAI converters have 
been developed, including proportional-integral-derivative (PID) control, deadbeat 
control, sliding-mode control, fuzzy control and repetitive control, which will be 
respectively addressed in the following sections. 
2.2.1 PID control 
The PID controller is a common feedback-loop controller in the industrial control 
and has been employed for a few decades. It is the most well established class of 
control systems. In the early stage, most control schemes of inverters were analog 
PID control. Recently, with the development of microprocessors, more digital PID 
controllers have been explored and employed. 
PID control is mostly applied after transforming the voltages and currents into the 
dq coordinates, because transformation also transforms the grid frequency into the 
frequency 0. The classic PID control loop is shown in Figure 2.3. The main issue for 
a PID controller is the proper selection of the three coefficients Kp, Ki and Kd. The 
desired closed loop dynamics can be obtained by adjusting I'(p, Ki and I'(d, often 
iteratively by tuning and without specific knowledge of a plant model. For instance, 
the system stability could be ensured only by adjusting the proportional term. The 
integral term can guarantee the rejection of a step disturbance. The derivative term 
determines damping or shaping of the response. Usually only proportional and 
integral terms are used in the applications of the PID controller. Many published 
papers have addressed different methods to tune the three parameters. See [431, 
[351, [62] and [50] for more details. 
PID control has many advantages, such as the simple control algorithm and easy ad- 
justments of the controller. However, the dynamic performance of the PID controller 
is not always satisfied. During the transient period, the PID controller could per- 
form well only under limited operating range. For example, from the experimental 
results of [16], the classical PID control for a buck-boost DC-AC converter has good 
performance for small load changes. However when the load is suddenly decreased 
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Figure 2.3: The block diagram of an inverter with a general PID controller. 
above 30% of the nominal load, the system becomes unstable. In addition, as the 
PID controller is based on linear model, its response for large signal disturbance is 
poor. 
Nowadays, due to the use of many compensation methods as well as other voltage 
and current controls, the dynamic properties of the digital PID control have been 
improved a lot. Meanwhile, other control strategies such as fuzzy control and intel- 
ligent control are also used with the PID control to improve the performance of PID 
controllers. 
2.2.2 Deadbeat control 
Deadbeat control is a PWM control scheme based on microprocessors. This control 
technique is usually applied to the closed-loop regulation of PWNI inverters for UPS 
applications [34]. The main issue of deadbeat control is to apply the input signals 
to a system to bring the output to zero in the smallest number of time steps. 
In 1985, with the development of 16-bit microprocessors, K. P. Gokhale introduced 
a new control technique into PWN1 inverter, which was so called deadbeat control 
[23]. According to this technique, the discrete-time model of a PWNI converter was 
utilized, and a deadbeat controller was then applied to obtain the direct digital 
signal feedback. 
The principle of the deadbeat control is presented in the following example. The 
basic circuit of a PWNI inverter is shown in Figure 2.4, consisting of an inverter, a 
LC filter and a resistive load. 
The basic block diagram of a deadbeat controller for the PWM converter is shown in 
Figure 2.5. The output voltage v and the inductor current iL are chosen as the state 
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E 
Figure 2.4: A PWM inverter and the load. 
R 
variables. The output of the bridge is the control signal u. The required control 
signals for the inverter are generated by the digital deadbeat controller. 
Inverter 1-4W LC Filter 1--, -6.4 Load 
I Control Signal T 
Deadbeat Analog to 
controller 
Digital 
ý=ý 
Converter 
Figure 2.5: The block diagram of the deadbeat control for a PWM inverter [29]. 
Assume that 
X= 
Iv1 
(2.1) 
iL 
The state equation is 
i= Ax + Bu (2.2) 
where 
0 
RC C 
], 
B= A= 
[ 
ý' (2.3) 
f0L 
The sampling period is denoted as T. Then the discrete time equation of 2.2 is [29]: 
v(k + 1) = fliv(k) + h2iL(k) + g, AT(k) (2.4) 
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Equation (2.4) shows that the next sample of the output voltage is the linear com- 
bination of the current sample of output voltage, inductor current and the output 
voltage of the inverter bridge. If v (k + 1) is equal to the reference voltage vCf (k + 1) 
at t=k+1, the required pulse width AT(k) could be easily obtained in the following 
equation [29]. 
AT(k) = 
vref (k + 1) - filv(k) - fl2iL(k) (2.5) 
91 
Deadbeat control approach has a fast transient response for load disturbances. The 
total harmonic distortion (THD) is also small. Even when the switching frequency 
is not high, the shape of the output voltage is still satisfied. Besides, the dcadbeat 
control is able to weaken the link between the phase of output voltage and the load. 
However, the deadbeat control is not very robust and its control signals strongly 
depend on a precise PWM inverter model. The performance of the system is also 
sensitive to parameters and load variations. When the linear load is changed, or the 
load becomes nonlinear, the system may be unstable. 
In order to overcome the shortcomings and improve the performance of the deadbeat 
control, many other control techniques, such as fuzzy control and neural network 
control, have been used to collaborated with the deadbeat controller in the whole 
control system. 
2.2.3 Sliding mode control 
Sliding mode control is a variable structure control technique and plays an important 
role in the variable structure system theory, which was first explored in 19508. Since 
then, this theory has been introduced in the control system to solve different control 
problems. In late 1950s and early 1960s, the variable structure control system 
(VSCS) was developed, and became a new control system synthesis method. 
The theory of sliding mode variable structure control can be found in a survey 
paper [55]. The basic sliding mode control scheme is to use a high speed switching 
control law to drive the state of the system to a sliding surface in the phase plane 
and then keep the state close to this surface [33]. Many applications of the sliding 
mode control of PWM converters have been published [56], [15] and [33]. The 
current research of sliding mode control mainly focuses on the design of sliding 
mode surface, the reaching condition of sliding mode, the corresponding studies of 
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controllers' nonlinear structure, its application in the adaptive control theory and 
other cross cutting research. 
At the early stage, analog control techniques were most utilized in the realizations of 
the sliding mode variable structure control (VSC). This led to complicated control 
circuits and limited control capabilities. Along with the development of micro- 
processors, more applications of VSC are devoted to discrete-time systems due to 
the simplified structure of controllers. However, theoretically, discrete VSC can not 
be obtained from its continuous counterpart by means of simple equivalence as the 
underlying principle of discrete-time sliding mode is different from that of a contin- 
uous VSC system [20]. There are two different characteristics between discrete-time 
and continuous-time systems. First, the state of the discrete-time system can ap- 
proach the switching surface but cannot stay on it [30]. Second, when the state does 
reach the switching surface, the subsequent discrete-time switching cannot generate 
the equivalent control to keep the state on the surface [30). 
Sliding mode control systems have many advantages. Among them, the most dis- 
tinguished one is robust performance against parameter variations and load dis- 
turbances [55]. Although sliding mode control of a PWM inverter is insensitive to 
parameter variations and external disturbances, it is not easy to find a proper sliding 
surface in the realization of the control scheme. In addition, its performance is also 
degraded when a limited sampling rate is used. 
Nowadays, in order to improve the performance of sliding mode control, many other 
techniques are introduced in the control system design. For example, in [33], a feed- 
forward compensation was used with a discrete sliding mode control scheme. The 
proposed feedforward controller can effectively improve the tracking performance of 
the PWM inverter. In [28), a fuzzy logic was utilized to suppress chattering of the 
discrete sliding mode controller. 
2.2.4 Fuzzy control 
Rizzy control is a control method directly based on a concept of human thinking. As 
it does not need an exact mathematical model of the system which is however very 
important in classical control methods, fuzzy control is well suited to non-linear and 
time-variant systems whose exact models are difficult to be obtained or even non- 
existing. In recent years, fuzzy control technique has been employed in the control of 
power converters because many power converter systems are such ill-defined systems 
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[36], [54]. 
Fuzzy control method is based on the fuzzy set theory, which was first introduced 
in [63] in 1965. Initially, it was used to describe the inexact information. The fuzzy 
sets are known as the sets of "membership functions" where the input variables in 
a fuzzy control system are mapped into. In 1974, the first industry application of 
the fuzzy set theory took place. Since then, many other applications have been 
developed and published. 
Fuzzy controllers are very simple conceptually. They have three stages, an input 
stage, a processing stage, and an output stage. In the input stage, the inputs are 
mapped into the appropriate membership functions (fuzzy sets). In the processing 
stage, the controller invokes each appropriate linguistic rule to generates a result 
for each, and combines the results of the rules [2]. Finally, in the output stage, the 
combined result is converted back into a specific control output value. More details 
of fuzzy control technique are in the review Papers [37] and [48]. 
Fuzzy control has many advantages for the control of power converters. First, the 
exact mathernatic model is not required for the design of a fuzzy controller, and thus 
the controller has an inherent robust capability. In addition, it is easy to implement 
the checking of the fuzzy rule table in microprocessors. However, as these linguistic 
rules are based on the experience and expert knowledge, the controller does not 
have high precision and there is no systematic procedure for the design of a fuzzy 
controller. 
So far, fuzzy control method has been used with many other control techniques 
to improve the performance of the control system. For example, in [601 a fuzzy 
controller, which is collaborated with sliding modes, was designed. In [39] a fuzzy- 
tuning PID controller was designed for an inverter with nonlinear loads. 
2.2.5 Repetitive control 
Many signals in practical applications are periodic with an inherent repetitive nature. 
These signals should be either tracked with the output of the plant, and/or rejected. 
One of basic requirements of control systems is their ability to regulate the controlled 
signals to their references inputs without steady-state errors against unknown and 
unmeasurable disturbances [24]. Control systems with this property are called servo 
systems, where an efficient way to do such work is the repetitive control, a well-known 
technique based on the infinite-dimensional internal model principle introduced by 
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Francis and Wonham in 1975 [19]. This internal model is obtained by connecting 
delay elements into a feedback loop. Inoue firstly proposed a control scheme principle 
in 1981 [31]. Then Arimoto used the past errors obtained during the previous period 
(or trajectory) to modify the plant input in 1984 [17]. After that, there have been 
many further developments during these years [17], [57], [511, [49]. 
Internal Model 
r------I 
reference sigLnal + e-LS Ps 
+ 
Figure 2.6: The block diagram of a simplified repetitive control system. 
Repetitive control is regarded as a simple learning control scheme. It requires a 
generator of periodic signals with a known period and a stabilizing controller, i. e., 
a controller that stabilizes the resulting close-loop system [61]. Figure 2.6 shows 
the general construction of a repetitive control system. The reference signal is 
assumed to be periodical. The internal model, which is also called periodic signals 
generator, is used to store the error function in each iteration. With the internal 
model, the system is able to learn the desired input by itself. For example, in 
each period, the reference is fed into the plant, and the error signal is stored for 
one period. Meantime, the error stored in the previous period is fed back into the 
plant. By some iterations, the tracking error could become very small. Theoretically, 
the repetitive control system can achieve zero steady-state tracking error for any 
periodical reference inputs if a generator of the reference input is included in a 
stable close-loop system [69]. 
Repetitive control usually has good steady state performances, high precisions and 
simple implementation. However its transient performance is not good, which there- 
fore should be carefully taken into account in the controller design. In this thesis, 
the voltage controller is developed based on the repetitive control and numerically 
designed by the H.. control theory. In the following sections, the H.. and repetitive 
control theory will be discussed in detail. 
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2.3 The H... theory and internal model principle 
2.3.1 Introduction to 'H,,. theory 
The H.. optimal control theory is an effective method to address the issue of worst- 
case controller design for linear plants subject. Its basic principle is to ensure that 
the influences of the disturbances to outputs are minimized. Using 'H,. theory, 
the plant uncertainty, specified in the frequency domain, is brought back into the 
centre-stage [67]. 
Figure 2.7: The block diagram of the standard 'H. optimal control problem [671. 
The mathematical symbol "R ..... stands for the Hardy Space of all complex-valued 
functions of a complex variable, which are analytic and bounded in the open right- 
half complex plane. For a linear (continuous-time, time-invariant) plant, the 'H,,. 
norm of the transfer matrix is the maximum of its largest singular value over all 
frequencies [14]. 
The standard R optimal control problem is shown in Figure 2.7, where w is an 
external disturbance, y is the measurement available to the controller, u is the 
output from the controller, and z is an error signal which is supposed to be small. 
The transfer function matrix G consists of the plant to be controlled and weighting 
functions used to specify the desired performance (67]. The R. optimal control 
problem is to design a stabilizing controller C, such that the H. norm of the transfer 
function from w to z, T.. is minimized, where 11 T, ý 
11,,. = supj(Tu, (jw)), a is the 
WER 
largest singular value. 
Recently, the W. control theory has been introduced in the synthesis of the repeti- 
tive control system [45], [58]. With an H,,. optimal condition, the trade-off between 
the system performance and the stability robustness could be quantified and ana, 
lyzed. 
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2.3.2 Introduction to repetitive control 
In recent decades, the theory and practical applications of repetitive control are 
being developed very fast. Many different structures and algorithms have been 
proposed, mainly including the continuous and discrete time internal model based 
repetitive control, finite dimensional repetitive control, and repetitive control for 
nonlinear plants. In this section, the review of these repetitive control techniques is 
presented. 
Continuous-time repetitive control 
The internal model principle plays an important role in the repetitive control theory. 
The ideal transfer function of the continuous time internal model is Af (S) = --I I- C-=8 I 
where L is the period of the periodic disturbances. Theoretically, the internal model 
M is included in the feedback loop of the repetitive control system, which is then 
stabilized. With the internal model, the controller can track the reference and/or 
reject the disturbance accurately, and ensure that the steady-state tracking error 
converges to zero. However, it should be noticed that the internal model Af has 
infinitely many poles on the imaginary axis as shown in Figure 2.8. In other words, 
the control system with the time-delay element in the positive feedback loop is 
infinite dimensional, which is not easy to be stabilized. 
Im 
njWL 
initial periodic 2jWL 
function + signal JWL 
e'LI 
+ 0 'JWL Re 
'2jWL 
poles: s =: tj2kTr/L, k=0,1,2,04 
njWL 
(a) (b) 
Figure 2.8: Generator of the periodic signal [241. 
To tackle this problem, a low-pass filter was introduced in the delay loop. This filter 
is in series with the time-delay element and could be realized by a simple first-order 
system W(s) = 1/(1 + Ts), T>0, or IV(s) = (1 + T2s)1(1 + Tis), T, > T2 > 0, as 
shown in Figure 2.9. 
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Figure 2.9: The block diagram of the modified construction of the repetitive control 
system. 
Due to the use of the low-pass filter, the actual locations of the poles of the internal 
model move away to the left of the imaginary axis, especially at high frequencies. 
As a result, this modified repetitive control system has better stability robustness, 
but its performance at high frequencies is degraded. The analysis of such systems 
and stability conditions have been addressed in many published papers, such as [24]. 
Meanwhile, various configurations of the modified repetitive control systems were de- 
veloped. For example, in [53] a plug-in type repetitive control system was explored, 
as shown in Figure 2.10. 
repetitive controller 
------------- 
w 
+++y 
- 
t-ý4 
Gp(s) 
e -ý+t: rg 
Figure 2.10: The diagram of a plug-in repetitive control system [53]. 
Here, r and y are respectively the reference signal and the output signal. Gp(S) = 
K(s)Go(s) is a proper rational function, where Go(s) is a controlled plant and K(s) is 
a controller to ensure the feedback system internally stable. The repetitive controller 
is realized by a low-pass filter K, (s) cascaded with the time delay T and has a 
positive feedback loop. Kb(s) is a phase advance compensator to give more freedom 
to the controller design. This kind of repetitive controller has a 'plug-in' type because 
the controller just augments the existing control loop as plug-in. The controller 
design aims to achieve a trade-off between system stability and tracking performance 
by adjusting Kq(s) and Kb(s) properly [53]. 
Furthermore, in [571, the modified repetitive control system was extended to MUNIO 
system with additional measurement information which is shown as follows. 
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A 
Figure 2.11: The block diagram of the repetitive control system with additional mea- 
surement information (57]. 
Figure 2.11 is a repetitive control system with additional measurement information 
y, P is the transfer function of the plant to be controlled. M represents the transfer 
function of the internal model. C is denoted as the transfer function of the com- 
pensator used to stabilize the feedback system. This compensator must be designed 
to ensure the whole repetitive control system exponentially stable [57]. Here, both 
the plant and the compensator are finite-dimensional linear time-invariant (LTI) 
systems. The internal model is an infinite-dimensional regular linear system [571. 
The external signal w contains both disturbances and references which should be 
rejected and tracked respectively. e is the tracking error which is small, and y is 
additional information for the stabilizing compensator. 
It is also worth noting that there is a class of repetitive control system, named 
two-degree-of-freedom structure as shown in Figure 2.12, with which the difficulty 
of the system stability can be relieved. Many synthesis procedures for this kind 
of repetitive control system, including the state-space approach [24], factorization 
approach [24], and H,,, optimal design approach [451, have been developed. 
Discrete-time repetitive control 
In recent two decades, along with the fast development of microprocessors, many 
repetitive controllers have been designed in the discrete time domain as these con- 
trollers could be implemented directly on microprocessors. For example, in [68], 
digital repetitive controller was explored. 
In a discrete-time repetitive control system, similar to its continuous counterpart, a 
periodic signal with a period N is generated by a delay chain with a positive feedback 
loop, as shown in Figure 2.13. The transfer function of the discrete-time internal 
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Figure 2.12: The standard block diagram of the two degree of freedom repetitive con- 
troller [45]. 
model is MD where N y-, T is the period of the periodic reference and IT T. 
T, is the sampling interval. 
initial periodic 
function + signal 
- ---0, zN I 
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Figure 2.13; The discrete-time periodic signal generator for a repetitive control system. 
One important issue for a discrete-time repetitive control system is to choose a 
proper sampling frequency. If the sampling frequency is too low, the ripple at every 
sample will be large. If it is too high or the period of the reference is very large, 
the number of samples in one period will increase, and therefore the high order 
time-delay element is required, which leads to the more difficulty of the stabilizing 
controller design. 
To tackle this problem, the prototype repetitive controller based on the zero phase- 
error compensation method was proposed [52]. It is independent of the period of 
the references and could dramatically simplify the stability analysis. Some papers 
based on this theory have been published [61], [42]. 
It should be noted that, for a repetitive control system, sometimes the exogenous 
periodic signals are not synchronized, i. e., the sampling frequency is not the integer 
multiple of the frequency of the exogenous signal [38]. Thus the internal model 
MD is not an accurate model of the periodic signals, and the tracking performance 
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is seriously deteriorated. Some solutions to this problem have been presented in 
publications. 
Finite dimensional repetitive control 
For the modified repetitive control system shown in Figure 2.9, the internal model 
cascaded with the low-pass filter is still infinite dimensional. However, the poles at 
high frequencies are far away from the imaginary axis due to the low-pass filter. Since 
most exogenous inputs signals have only low or medium frequencies rather than the 
whole band, the finite dimensional repetitive control system with the approximation 
of the internal model has been developed. This class of the repetitive control systems 
only brings finite low frequencies into the closed-loop system and therefore simplify 
the design of repetitive controllers. 
The finite dimensional repetitive control can be deployed in the continuous time [64] 
and discrete time [25]. Compared with the modified repetitive control mentioned 
before, the finite dimensional repetitive control systems possess better transient and 
steady-state performances, and have improved robustness against unmodelled high 
frequency dynamics while keeping the asymptotic zero error property [25]. 
Nonlinear repetitive control 
In the real world, most systems are nonlinear. Thus, understanding the repetitive 
control of nonlinear systems is also important. For repetitive control systems based 
on the time-delay internal model, it is hard to deal with the time-delay and non- 
linearity simultaneously. Therefore, many repetitive control system for nonlinear 
plants use finite-dimensional internal models [21], [12] and [22]. 
The nonlinear repetitive control is based on the differential geometric approach, 
which can be found in textbooks of nonlinear control theory. Most of tile difrer- 
ential geometric methods involve a feedback transformation of a given nonlinear 
continuous-time system into a linear time-invariant system in a new set of coordi- 
nates [121. 
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2.4 The previous work of the voltage controller 
design 
In this section, the team's previous work of the voltage controller design for the 
DC/AC power converter, which is the basis of this thesis, is briefly presented. Please 
refer to [581 and [40] for more information. 
P it(s)e7rdS 
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Tý 
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VI-f plant internal model 
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-71, M 
Stabilizing 
compensator 
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Figure 2.14: The block diagram of the repetitive control system (581. 
p 
Figure 2.14 is the block diagram of the repetitive control system designed for the 
voltage tracking from [58]. All the signals are assumed to be periodic, with a fun- 
damental frequency of 50IIz. The controller consists of an internal model Af and a 
stabilizing compensator C. C assures the exponential stability of the entire system, 
which implies that the tracking error e will converge to a small steady-state value, 
according to the theory in [57]. 
As in [57], the internal model is obtained from a low-pass filter with a transfer 
function W(s) = wl(s+w, ), cascaded with a delay element with a transfer function 
e'ds. The delay element is obtained by connecting one or more delay lines into a 
feedback loop. Hererd is slightly less than the fundamental period 'r = 20msec, and 
'rd = 7' - 11Wc = 19.9msec. 
The standard W. control system is formulated in Figure 2.15, where P is the plant 
of the DC/AC power converter. W, IV,,,, ý and p are adjustable parameters to give 
more freedom in the design. However, in the simulations and experiments, some 
practical problems were discovered. These problems could degrade the performance 
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Figure 2.15: Formulation of the R. control problem [40]. 
of the voltage controller, even make the whole system unstable. Therefore, the 
repetitive controller designed in the previous work can not be directly deployed in 
the experiment. In the following chapters, an improved repetitive voltage controller, 
which can mitigate the influences of these problems, is designed and implemented. 
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Internal model based voltage 
controller design 
In this chapter, first the system modelling and the two-loop control system for the 
DC/AC power controller is briefly introduced. Then the practical problems and their 
solutions are deeply explored. Following that, a new voltage controller is designed to 
tackle such problems. This voltage controller is based on the %ý. repetitive control 
theory and used on each phase of the three-phase converter to track the reference 
voltage quickly and accurately. The simulation results show that compared with 
the previous voltage controller, the new controller has a better performance in the 
discrete time domain and the practical problems have been solved. However, as the 
order of this new controller is a bit higher, a high speed processor is required to 
implement it in the experiment. More details of the implementation of the two-loop 
control system can be found in Chapter 4 and 5. 
0 3.1 System mo e ing 
The three-phase power converter system in this project consists of the DC/AC 
converter, the local loads, the grid interface inductor and the external power grid. 
In the experiment, the DC/AC converter includes a three-phase, four-wire IGBT 
bridge and LC filters to attenuate the switching frequency voltage components. 
Thanks to a balanced dc link in the system [66], this system can be regarded as three 
independent single-phase systems, as shown in Figure 3.1. The voltage controller is 
then designed for this single-phase DC/AC converter and applied on each phase in 
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the simulation and experiment. 
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Figure 3.1: Single-phase representation of the system to be controlled [401. 
In general, most loads connected to a distribution system or micro-grid are nonlin- 
ear and create harmonically distorted current [58]. Therefore in the model of the 
converter system, the local loads are represented by a single linear load in parallel 
with a harmonic distortion current source id [58]. Sometimes the grid is not con- 
nected and the converter, probably connected to a wind turbine or a photovoltaic 
panel, supplies electric power for local loads. If the electricity generated by the 
local generator is not enough or there is more electricity generated, the grid will be 
connected. Also, the local loads can be supplied only by the grid. Two switches, S. 
and S,, are provided to control the connection and disconnection. 
During the voltage controller design, S. and S,, are assumed to be open and closed 
respectively, which means that the grid is not connected meanwhile the local loads 
are connected. This is so called 'island' mode. The controller designed in this mode 
will also be used in the grid-connected mode in the simulation. The simulation re- 
sults presented in the following sections show that the voltage controller can perform 
well in both island and grid-connected mode. 
Table 3.1 is the parameters of the converter system in the experiment, including the 
parameters of the grid interface inductor R.., r., and L.., the nominal loads R, r and 
L, the LC filter Rf, rf, Lf, and the capacitor C. The switching frequency of the 
IGBT bridge is IOklIz- 
The PWNI block is designed such that if there is no saturation, i. e. JU(t)l < VDc12, 
then the local average of the bridge output voltage uf in a switching period equals 
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Parameters of the system 
parameter value parameter value 
Rf 0.056Q Rg 0.020 
Lf 1.307mlI Lg 0.35mII 
rf 10000 rg 17.5SI 
R M c 50pF 
L 5MII v 9 230V, 50IIz 
r 500Q 
ýýc 
800V 
Table 3.1: The parameters of the converter system. 
the control input u [58]. So the model of IGBT bridge can be simplified. The 
objective of this voltage controller is to ensure the micro-grid voltage V, as close 
as possible to the given sinusoidal reference voltage V,., f and the total harmonic 
distortion (THD) of V. is small. 
The currents of the inductors and the voltage of the capacitor are chosen as state 
variables. The external input variables are the harmonic distortion current source 
id and the reference voltage V,, f. The control input is u. 
W] 
Id 
g i2 
V, 
vr uu 
There are two useful parts of the plant outputs. One is the tracking error e (e = 
V,., f - V,, ) to track the reference voltage. i. is another part to supply additional 
information to the controller, and hopefully improve the performance of the feedback 
system. 
The state and output equations of the plant are 
Ax+ 1 B, B2 11 w 
Yi =[ej= 
[Ci 
i, C2 
Y2 : -- 
[ Vc ]=[ c3 ]X+[ 
ig C4 
Dil D12 W 
D21 D22 u 
D31 D32 W 
D41 D42 j Uj 
The transfer function from the input to the first output yj is 
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A B, B2 
P Cl Dil D12 PylwPylu 
C2 D21 D22 
A, B, C, D are shown as follows, 
Rf rf 0 
(Rf+rf)Lf 
0 Rr (R+r)L r -(R+r-TL' 
rf r +1 (Rf+rf)C (R+r)C R+r Rf+rf C 
0 01 rf 
+r )L (R 
B=[Bi B2]= 
I f f f 
00: 0 
-1 o: -I c (Rf +rf)Z7 
c -0 
[ 0 
C2 o r 
R+r R+r 
Dil D12 0110 
D= - -I- D21 D22 1 010 
3.2 Two-loop control system 
In our project, the control system for the DC/AC power converter has two loops, as 
shown in Figure 3.2. In the inner control loop, the H.. repetitive voltage controller is 
used on each phase to track the reference accurately. In the outer control loop, a PI 
type power controller is used on each phase to control the active power P and reactive 
power Q respectively. The power controller is based on the decoupling control 
method so that the active and reactive power can be independently controlled [40]. 
The power controllers also generate the three reference voltages for the repetitive 
voltage controllers. In addition, the outer control loop contains the phase-locked 
loop (PLL), to extract the fundamental frequency component of the grid voltages 
and also to generate the corresponding quadrature signals which are required to 
calculate the active and reactive power flow between the converter and the grid. 
It is worth pointing out that the phase-locked loop (PLL) is very important in the 
two-loop control system. The PLL acts like a filter to track the signal frequency, 
and follows the signal quickly. In order to achieve the satisfied performance of 
the two-loop control system, the PLL should work accurately. Traditionally, An 
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Id 19 
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v quad ý 
Q9 P9 Calculation 
PLL ig 
ofPandQ v 
Figure 3.2: The block diagram of the two-loop control system [40]. 
analog PLL was widely used. It is a circuit that synchronizes the signal from an 
oscillator with a second input signal, called the reference, so that they operate at 
the same frequency [18]. However, along with the development of digital processors, 
digital PLLs become more popular due to their simple implementations and easy 
modifications. In the experiment, a digital PLL is designed and realized on the DSP. 
3.3 Power controller 
In order to understand the two-loop control system deeply, the power controller, 
which was designed by other members in our team, will be briefly addressed here. 
More details can be found in [40]. 
For the design of a power controller, the output voltage of the micro-grid is assumed 
to track the reference voltage accurately, in other words, the tracking error can be 
omitted. As the active and reactive power coming from the converter depends on 
the magnitude and the angle of the output voltage, the control of the power flow 
can be achieved by adjusting the reference voltages. It is well known that in the 
direct power control mode, the magnitude and the angle of the voltage reference are 
controlled to respectively regulate the reactive and active power flow [40]. However, 
as each of the angle and the magnitude affects both the active power and the reactive 
power, it is difficult to control them independently. Therefore, a decoupled power 
controller is designed to facilitate the power control in the project. 
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3.3.1 Calculation of the active and reactive power 
Power is the rate of energy change with respect to time. The instantaneous power 
p(t) consumed by a load is the product of the instantaneous voltage v(t) across the 
load by the instantaneous current i(t) flowing into the load. If the voltage and the 
current are sinusoidal with root mean square (RNIS) values V and I respectively, 
and with angular frequency w, the instantaneous power can be expressed as: 
p(t) = v(t) - i(t) = v1'2-Vcos(wt) - -. 12-Icos(wt - 0) = VI[cos(2wt - 0) + cosOl 
The average active power P can be obtained by averaging the instantaneous power 
over a period: 
P=1T v(t) - i(t)dt = VIcosO Th 
Assume that the quadrature value of voltage V is Vquad' then average reactive power 
Q is 
Q fT Vquad (t) 0 T(- i(t)dt = VIsinO 
Here, cosO is the power factor, where 0 is the angle between the voltage and the 
current. The units of the active power and reactive power are Watt (NV) and Volt- 
Ampere-Reactive (VAR) respectively. 
Figure 3.3: The phasor diagram for generating the reference voltage [40]. 
As shown in Figure 3.3, the grid voltage is regarded as the reference phasor, with 
angle zero: 
V9 = V9 
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The current to the grid can be expressed as 
19 = ig. +i - igy 
Then we obtain 
P=lg.,. V. and Q= -Igy. Vg 
Thus, 
IR-o = 
f7g + lv. 
g = 
'Vg + ig - zg = 'Vg + 
(Ig. +j- Igy) - zg 
where Z. is the equivalent impedance of the grid interface inductor and short dis- 
tance of transmission line for grid connection. Consequently, the reference voltage 
can be expressed as: 
V'ýf = V9 + Z. 9 - 
A- - Z-9 V9 V9 
In practice, the accurate value of Z. is difficult to acquire. However, the accurate 
value of angle Oz g 
is easy to find. Consequently, the unit vector ft is introduced. 
z fi = TZ2-1 = cos(Oz, ) +jsin(Oz, ) 
'9 
Vp and VQ can be defined as follows. 
VP =P Z9 VQ = -Q -I Z9 V9 VO 
then 
VI-11 = V9 + VP - ft - iVQ - ft 
Thus 
v,, f = (Vg + Vpcos(Oz, ) + VQsin(Oz, )) - sinwt + 
(Vpsin(Ozg) - VQcos(Oz. 9)) - coswt 
The signals . 5irvA; t and coswt are generated by the PLL, which 
follows the grid 
frequency accurately. The decoupling between the active and the reactive power 
has been achieved through adjusting Vp and VQ respectively: P only depends on 
Vp, and Q is only related to V(2 [40]. 
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3.3.2 Active and reactive power controllers 
Two separate PI controllers are used to control the active and reactive power and 
generate Vp and VQ, as shown in Figure 3.4. They also compensate any error and 
guarantee that the active power reference P,, f and the reactive power reference Q,, f 
are tracked. accurately [40]. 
r --------------------- 
Pre +V 
Fo rnmn 
Pi EZ 
vo gs 
Fo n 
refl rencse 
voltage VO voltages 
Pi 
------------------- 
g ps 
Figure 3.4: The diagram of the decoupling power controller [40]. 
Vp = (Pf - Pq) (Kpp + 
VQ = (Q,, f - Qg) (KpQ + 
5; 'ý) 
3.4 Practical problems 
In the experiment, the two-loop control system was implemented on DSPs, there- 
fore the continuous-time voltage and power controllers should be discretized. As 
the discrete-time voltage controller is not exactly the same as its counterpart in 
continuous-time domain, three practical problems, including the DC components in 
the voltages and currents, the processing delay and the larger discrete-time tracking 
error arose. Due to these problems, the previous voltage controller introduced in 
Chapter 2 could not be utilized in the experiment. In order to tackle these problems 
and ensure the satisfied performance of the two-loop control system, it is necessary 
to understand these practical issues and work out feasible solutions. 
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3.4.1 DC components 
III the simulation, if the discrete-tillie Voltage colltn)llcr. which i's collverled from 
its continuous-time counterpart. is used, the performance of' the volliige control is 
drainatically degraded. For example. as shown in Figure : 3.5 and Figure 3.6. big 
DC components in the voltages and currents nppeared. Thc OC compmenis in 
the tracking error and grid cm-rent, are respectivelY L-5V and -75A. Although the 
DC component in the tracking error is s111,111. Ihc illipedance of the grid interface 
inductor at zero frequency is much smaller compared wit hI he orror. Therefore. I he 
grid currents contain the large DC compment. 
IV] 
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Figure 3.5: (it) the tracking ert-or c. (b) the stcad ' N. -Slato which 
is a zo"Illing plot of 
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0.1s. (b) tile zooming plot, of (, I). The DC component at t1w sicad. v-state pci-iod is abollt 
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This problem is caused h. v tI I(, d iscretizatiol I of tIw %'()It age cm It it Ild iIIp It sig- 
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nals. When the controller is discretized, only some parts of the continuous controller 
remained. Because the sequence of sampled values of the tracking error does not 
have a DC component, the controller also could not see the DC component. Hence, 
some parts of the inputs containing DC components could not be controlled and 
reduced, which leads to the DC components arising in the controller's outputs. 
If a very large sampling frequency is used, this problem can be easily solved. For 
example, if the sampling frequency approaches to the infinity, the discrete controller 
will approach to the continuous controller and nearly no information will be lost. 
Nevertheless, this way is impractical due to the limited switching frequency of the 
IGBT bridge. 
In order to reduce the DC components in the voltages and currents as well as to 
satisfy the ranking condition, a PI type filter TVj is employed in the formulation of the 
W,,,, problem for the voltage controller, as shown in Figure 3-8. More explanations 
will be given in the following sections. 
3.4.2 The digital signal processing time delay 
When the controller is implemented on DSPs, the processing time delay is inevitable 
because it takes time for DSPs to do data communication and calculation. Long 
time delay may cause unstability and unrobustness of the control system. Therefore, 
the possible long time delay should also be considered in the design of the voltage 
controller. 
T In the Laplace domain, an ideal time delay is expressed as e-' , where T is the delay 
interval. e -, T is not rational, so that it can not be realized in finite dimensions. In 
order to model it in the simulation, it is necessary to find a finite dimension rational 
approximation in the frequency domain to replace e -sT . There are many approxima- 
tion methods for the time delay including Bessel functions, Pade approximations, 
Laguerre polynomials, and hyperbolic functions (46]. Among these alternatives, 
Pad6 approximations, a popular rational approximation, is chosen to approximate 
the delay element in this thesis. 
In mathematics, many functions can be written as power series. To do this, the 
well-known Taylor series, is always used. The Taylor series is an approximation of 
a function as a series expansion. For the common exponential function f (x) = el, 
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its Taylor Series at the point a is given by 
x= a[l 
(x - a)' (x - a)3 
ee+ (x - a) +2 +-6 
If a=0, the expansion becomes a simple equation which is known as the NlacLaurin 
series. The MacLaurin series of el is 
X2 x3 00 n e: ý=1+x+-+-+---=EanX -OO<X<00- (3.2) 26 n=O 
Pad6 approximant is derived by expanding a function as a ratio of two power series 
and determining both the numerator and denominator coefficients [59]. It is usually 
superior to Taylor expansions when functions contain poles, because the use of 
rational functions allows them to be well-represented [59]. 
The Padb approximation of the exponential function is given by 
.ZR 
PIXW , (X) po +p, X + P2X2 +... +1 
e QM(X) = q0 + *X + q2,2 +... + q", Xn 
15 m. (3.3) 
As the Pad6 approximation corresponds to the MacLaurin series [591, the following 
equation can be obtained. 
00 
. pl (x) ýý ax (3.4) 
n=O Q. (X) 
where Q,, could be multiplied by an arbitrary constant which will rescale the other 
coefficients, so an additional constraint can be applied [591. Here it is convenient to 
normalize the Q,,, as Q,,, (O) = qO = 1. 
By equating the coefficients, it is easy to know the coefficients pOpj,..., pj and 
qj, q2,... q,,. The first few Pad6 approximations for el are given in Table 3.2. 
The higher the order, the closer the Iadb approximation is to the exponential func- 
tion. However, if the high-order approximations arc used, the whole system would 
become very complicated and the 7f.. problem for tile voltage controller would be 
more difficult to solve. Therefore, it is necessary to find a trade-off between the 
accuracy and system complexity. Many simulations was carried out and the simu- 
lation results show that I=m=I for PI and Q,,, is a good choice. Therefore in our 
system, the approximation Wd of the time delay is chosen as 
lVd =x+2+2 (3.5) Zx- -+2 ý- -7T- -+2 ' 
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Some Padb approximations for e-I 
rn 0 m=l m=2 
1=0 X e z2 1 ex ;e fl. 
2 
ex ;e-?, -x+--z 7 
l=1 e'; el+x ex gý 2-t-r 2-x eX 22 
6+ x 
6-4X+. T2 
l=2 X e2 x, 
6+4x+x2 
ee 6-2x . 
12+6, +, 2 
ex ;: 2 -1-2---6-. -T-+--T 
Table 3.2: Some Pad6 approximations for e-T. 
where x= -sT. 
This approximate delay element Wd has been included in the formulation of the H". 
problem for the voltage controller, as shown in Figure 3.8. 
3.4.3 Larger discrete-time tracking error 
In the simulation, we also found that the steady state tracking error in the discrete 
time is larger than it in the continuous time. So the discrete-time voltage controller 
could not perform as well as its continuous counterpart. In this section, the analysis 
and solution to this problem are given in detail. 
The tracking error could be influenced by many issues. Among them, the internal 
model has a big influence because the convergence of tile tracking error highly dc- 
pends on the internal model. Since the discrete-time error is larger, it is necessary 
to check the performance of the discrete-time internal model to find out if it works 
well. 
G 
------------------ 
LETO- 
----------------- 
Figure 3.7: The block diagram of the discrete-time internal model. 
Figure 3.7 is the block diagram of the discrete-timc internal model. In the continuous 
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time, the low pass filter cascaded with the delay element is chosen as 
W(S) = 
10000 
S+10000 
(3.6) 
In the simulation, the linear approximation (Tustin) method is used to discretized 
W. The Tustin transformation can be expressed as 
sT 
1+ sT, 12 
z=e I; zý- (3.7) 1- sT, 12' 
where T, is the sampling period and T. = 0.0001s. Thus, 
2 z-1 z-1 
S=-. -= 20000- (3.8) T, z+l z+1 
By substituting Equation 3.8 into 3.6, TV(z) can be written as 
W(Z) = 
10000 z+1 (3.9) 
200001--l + 10000 = 3z -1 Z+l 
The transfer function G of the internal model in z-domain is, 
Gz 199W -= 11 
(3.10) 
Z-199 3z-1 
z and z-199 can be obtained from the following equation 
Z- 199 =e iwT. ýe 0.9995 + 0.0314i, (3.11) 
where w= 507r and T, = 0.0001. 
Then 
G= 
11 
--r, ;: zi 2027.1 + 31.828i (3.12) Z-199*ý-' Z- Z+ 
Rom Equation (3.12), the gain of the transfer function of the internal model G is 
not very large, which however in the continuous-time domain is very large to obtain 
a very small steady-state tracking error. Due to the small gain of the discrete-time 
internal model, the tracking error is not satisfied. 
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To tackle this problem, a slight modification of this discrete low-pass filter TV(z) is 
made. Assume that 
W(Z) = 
az +1 
3az -1 
(3.13) 
In order to obtain the large gain of G, its denominator should be very small, which 
means 
az+ I 1- Zý- 
C, z -1 
(3.14) 
By substituting Equation (3.11) into (3.14), we get a ; ý- 0.9995, and the modified 
0.9995z+1 low-pass filter W is W(z) = 2.9985z-1 . 
This small modification was made in the sim- 
ulation and experiment, and the tracking error was indeed smaller. In the following 
sections, all the results were obtained in the use of this modified low-pass filter. 
3.5 'H,,, repetitive voltage controller design 
This section starts with the design of the new voltage controller. This controller is 
designed in continuous time and then discretized in order for the DSP implemen- 
tation. This voltage controller can track the reference voltage accurately as well 
as tackle the practical problems. The simulation results will be given in the next 
section. 
Figure 3.8 is the formulation of H... problem for the improved voltage controller. 
One new block is Wi, which is of PI type to reduce the DC components. Another is 
Wd, modelled as the processing time delay. 
In the improved method, the augmented plant P consists of the original plant P 
together with the filter W, W,,, Wj, Wd, and the constant gains ý and U. Here, the 
choices of two nonzero parameters ý and ju give us more freedom in design. IL should 
be chosen as a small parameter to satisfy a rank condition which is required to 
make the H.. problem solvable. Similarly, TK, is a weighting function and its value 
at infinity, D,, = W,, (oo) :ý0, is also needed for a rank condition. To reduce the 
controller gain at high frequencies, IV,, and TV are respectively chosen as a high-pass 
filter and low-pass filter. 
The determination of these parameters is a tradeoff between the tracking perfor. 
mance and system robustness. By many simulations in NIATLAB, IV. and TV, IVj, 
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C 
Figure 3.8: Formulation of H. problem for the repetitive voltage controller. The new 
block is Wi, which is of PI type, and Wd, modelled as a processing time delay. This is an 
expansion of the problem in Figure 2.15. The delay line will be connected from b to a. 
Wd, ý and p are chosen as follows. 
r A 1 B', 1 W. (s) [-C-f D7 j 
-10000 1 
-1100 
10.11 1, 
W(S) =rA., 
1B.. 1 
[ Q, 
1D.. 
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="10 
Wi(s) =r 
Ai 1 Bi 1 
[ Ci 
1 
Di j= 
roi ,- 
r31 0.001 
r Ad 1 Bd 1 
Wd (8) ; F: -- -= [Qf Dd j 
-2/ 
,T=0.0001 1 
ý= 60, 
p=1. 
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The augmented plant P is represented as: 
A 0 0 0 B2 Cd 
B,, Cl A,,,, 0 0 BAD12Cd 
BiC2 0 Ai 0 BiD22Cd 
0 0 0 A,, 0 
0 0 0 0 Ad 
0 C, 0 0 0 
0 0 0 C, 0 
DiC2 0 Ci 0 DjD22Cd 
- Ci ---- 0 -- 0 --- 0 ---- D12 d 
DiC2 0 Ci 0 DjD22Cd 
0 0 B, B2 Dd 
B. ý 0 B,,, Dll, 'B,,, Dl2Dd 
0 0 BjD21 BiD22Dd 
0 0 0 B,,, 
0 0 0 Bd 
0 0 00 
0 0 0 D. 
DjD21 DjD22Dd 
0 DII: f), -2 
ii, - -- 
0 it Di D21 DjD22Dd 
(3.15) 
As there is a large DC component in the grid current, if it passcs a PI controller, the 
DC component will be integrated and become unbounded. However, the standard 
Hoý problem is to make sure that 11 TjD Ilo,,, the 'H,,. norm of the transfer function 
from the input t7v to the output 1, is less than a given bound. In order to satisfy 
this condition, the DC component should be dramatically reduced. 
Using the it-analysis toolbox from MATLAB (the routine hinfsyn), a stabilizing 
compensator K, which nearly minimize the H,,. norm of the transfer matrix from tb 
to i, is obtained and denoted as 
K= 
A, B, Bc2 
=[KI K2] 
. 
C"- 00. 
The MATLAB program for the controller calculation is in Appendix A. A,,, BI, 
B, 2, C, and the transfer functions TKI and TK2 of the discrete voltage controller are 
given as follows. 
40.9 0.08 -43.74 18 -148.5 -6361 703.6 
-2.53 X 10-5 0.37 2.73 X 10-5 -1.12 x 10-5 9.27 X 10-5 3.97 X 10-3 -4.39 X 10-4 
38.5 0.077 -41.2 17.1 -141.12 -6046.1 668.67 
Ac -7.16 X 10-4 -1.450 x 10-6 7.24 X 10-4 0.997 -9.39 X 10-4 -0.044 -6.62 X 10-3 
-0.085 -1.71 X 10-4 0.089 -9.02 X 10-3 0.99 2.59 -1.08 
0.017 3.35 X 10-5 -0.017 1.34 X 10-3 -0.017 0.37 0.39 
_8.18 X 10-4 -2.84 X 10-0 7.71 X 10-4 1.61 X 10-3 -0.027 -1.01 0.88 J 
-0.28 -1.16 
-0.63 7.24 x 10-7 
-0.27 -1.1 
Bcl : Bc2 -3.51 x 10-6 1 8.21 x 10-4 
6.51 x 10-6 4.49 x 10-4 
-3.45 x 10-6 3.57 x 10-5 
-2.41 x 10-5 1 -4.36 x 10-4 
49 
3. Internal model based voltage controller design 
Cc 
-378.8 -0.77 399.75 -32.23 282.81 11178 -4420.8 
0.2273z6-0.9742z5+l. 697Z4-1.506Z3+0.6946Z2-0.1491z+0.01074 TK1 = -zy--3-. -31-4--z'17+-4-. 598zO-3.615Z4+1.794z3-0.5445z4+0.08684z-0.00502 
1.072z6-4.28z5+6.618Z4-4.994z3tl. 904Z2-0.3432z+0.02216 TK2 = 
Z7-3.314z6+4.598zO-3.6l5z4+1.794zJ-0.5445zA+O. O8684z-0.00502 
In addition, after some manipulations, the realizations of Tb. and T,,,,, are also ob- 
tained respectively, as shown below. More details of the derivations of Tb. and T,,,, 
can be found in Appendix C. 
A B2DdC. 0 a2cd 0 0 
B. ICI+Bý2DiC2 A. +(BýID, 2+Bý2DiD22)C. Dd Bý2C4 B., DI2C4+Bý2D. D22Cd 0 B. a 
T B. C2 BtD22DdC. At B. D2, Cd 0 0 ba Bdc. Ad 0 0 
B. cl B, ýD12DdCý ____B. 
DI2Cd A., a. 
0 0 0 0 
A B2DdC. 0 B2cd BL 
BýiCi+B. 2DX2 A, +(B. ID12+Bc2D, D22)DdC. B12Ct B. IDIaCd+B. 2D, D22Cd B. IDLl+B. 3D, D21 
T11W B, C2 BjD22DdC. Ag BD32Cd BjD21 
I 
0 BdCý 0 Ad 
Cl D12DdC. 0 D12Cd Dil 
3.6 Simulation results 
MATLAB was used to carry out the simulations. In discrete time, the ODE solver 
should be ode23tb (stiff/TR-BDF2) with variable step size. The now voltage con- 
troller was discretized using the sampling frequency 1000011z. The power controller 
was taken from [40], which was used to control the active and reactive power inde- 
pendently and generate the references for the voltage controller. P,, f and Q,, f were 
respectively chosen as 10000TV and OVAR. The disturbance current id, shown in 
Figure 3.9, had the typical shape of the distortion caused by a capacitive rectifier 
[58]. 
3.6.1 The comparison of the results between the PI con- 
troller and the repetitive voltage controller 
In order to make some comparisons between the controller we designed and other 
controllers, we also deployed the PI controller as the voltage controller for the 
DC/AC power converter. The simulation results of the PI controller and our con- 
troller are given as follows. 
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3.6.2 The simulation results of the repetitive controller 
In this section, the discrete-tillic cri-ol. wit hwII mid wit 11 1 he llmdilic; ll I( ol (d t lic 
discrete internal model are present ed. 
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Figure 3.13: (a) the grid cm-rcnt, i, witholit Hic modification of the discl-cle intellial 
niodel, which converges to a small vahic in O.. 5s(-(-. bill compai-ed with U'igiirc 3.6 the 
transient dtiration is a little longer. (b) the zooming plot of Ilic gi-id ciii-rent i, . 
'n, m, 
component is obviouslY reduced and nearly disappearvd. 
Figure 3.12 and 3.13 show Ole txacking error and gnd cm-i-ew wit hont I he modi- 
fication of the discrete inleriml Illode). 11 is vel-IN. deal. t hal the DU c(milmlielit i's 
no longer in the grid cm-rent hY illchiding the P1 t. N. 1w 11" ill the c()IItI-()l1cI- design. 
flowever, flic steady-state tracking error is larger than it in the contimions tilliv. 
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Figure 3.14: (a) the tracking error c in the discrete-time doniain wil ht he sliglo mo(ji- 
fication of the discrete-tinle internal Illodel. (h) the Zooming plot of* (a). Thel-v is llo DC 
component and the fmidaniciltal componcio, of the steady-statc ti-acking en-oi- is smallel- 
compared with Figiire 3.12. 
Figure 3.14 is the error with the slight modification of, the discrele-tillic internal 
model. Compared with Figure 3.12. the error is indeed smaller. 
W'e also obtain that-/(, =11 T,, ýI=1.6612. -Y =! I Ti,, 1ý I, = 0.8196 < 1. -" )= 
9.2096. Compared with t he siniuInt ion results in Figure 3.5 and 3.6. t he amplit 11(le 
of fundamental component of the average Irwking error becomes a little Lirger. 
which is duc to the increased valliv of -Y()/(l Is its vahle is proporliolml to the 
steady-state tracking error [57]. 
3.6.3 The simulation results of the repetitive controller used 
in the three-phase converter system 
As mentioned before. the threv-ph; Isc DC/AC pmver converter i: ' regill-ded I III-ce 
independent single phase systems. Therefore ill the simulation, the single phase 
s- ill 1he . i. ystelli Was modelled 
f0l. the design of' the voltage controller I Io\\ 
experiment, the repetitive voltage controller %voidd be used oil vach pluLse of tiw 
t hrec-phase convert (, I-. 
To make the simulation and experiment al 1-(, Slllts collipalible. we als. () modelled the 
three-phase converter sYsteni and Obtained Simulation results 1111der diff, crent cit. - 
cuinstances. As the results during t lie t ransient I inic are more or less t he same. t lic 
re"Illts ill the st cild. v-st ilt (' period will be given ill I ))is Sect ion. 
Simulation results in the island mode 
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In the island mode. the controller was usCd With t 
hC thl-CC-I)INISO 110111inal 1(); Id and 
three-phase inductive load. The sim IIIiI ti( )I I res, III ( -, i Ire give IIiII Fig I Irc : 3.1 .5a 11( 13,16. 
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Figure 3.15: (ýi) the steady-state tracking error ( of* phase A wit li nominal loml. (1)) t 11, 
steady-state mitpit voltage of plmsc A. 
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Figure 3.16: (a) the steady-state tracking en-m- c of' phasc A Nvit h ilidlictive load. (b) 
the steady-state witpit, voltage of phase A. 
Simulation result in the grid-connected Inode 
lil Figiirc 3-17, the amplinide of the 01111)111 voltage is ahollt 3.7A'. This is becallse 
ill the experiment, (lite to soine unexpecled fmill. the small DC link voltage \\-; is 
used when the grid was coilnect, ed to the converter. In ordel, to ell. "llre the 1. (, Slllls 
consistent, the. smaller DC link volt age was also lised ill t he 'SlillillIal ion. 
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Figure 3.17: (a) the steady-state tracking crror c of plia. se A in t he gi-id-comwo cd nlode. 
(b) the stcad, v-statc otitpit voltige of' phýisc A. 
3.7 Synchronisation issue in the grid-connected 
mode 
In some cases. the convert, cr svsteni will work between I lic island niodc ; 1IId , rid- 
connected mode. It nicams t, hat tI I(, micro-gri (I wi II be supp I ied on Iy by tIw c()I ivert er 
or the combinat, ion of Hie converter and grid. For example. if' the grid frequen(w 
. 
f., j,, is less than or more dian a certaill value, III order to pr0ect the sYsteni. the 
grid should he disconnected t, o Hic Inicro-grid. When 111c grid becomes steadY, it 
should he re-connect ed. Soinct, inics, if' I he 1)(mvi- generat ed fron, micro-grid is more 
than required power of' the local loads. the grid j,, als() cmillecled for trall. "'Inilling 
the power to other places. ý, is used t, o control the cmuleclions. shown in Vigure 
3.18. 
S, S9 V9 
converter 
0-1 loads 
Figure 3.18: 'I'lic simplified ch-cifit oftlic converivi- sYsIcin. 
Before the grid is conilecled to the coliverler. III(' sYnchrollis"Ition is-Sile should bc 
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taken into account, i. e., the output voltage of the converter should be sYnchronised 
to the grid voltage when the grid is connected to the converter. In the experiment, 
the following connection procedure for the grid was designed. 
1. First, make sure the IGBT bridge does not work. Close the switch S.. 
2. Start the phase locked loop (PLL) to measure the amplitude and phase of the 
grid voltage. It takes seconds as the real PLL in the experiment needs time to 
'lock' the grid voltage. 
3. When the outputs of the PLL are steady, i. e., the grid is synchronised, start 
the voltage and power controllers. At this time, the active and reactive power 
references are set to 0. 
4. If necessary, the active and reactive power references can be set to desired 
values when the system is steady. 
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Chapter 4 
DSP implementation 
In this chapter and Chapter 5, the implementation of the two-loop control system 
will be addressed in detail. Our team has built a DC/AC power converter and the 
control circuitry for the implementation of the control system. My main contribu- 
tions to the implementation are listed as follows. 
9 designed the two-DSP control platform. 
achieved the high-speed and reliable parallel communication between the two 
DSP boards, including the design of a printed circuit board (PCB) for the 
connection between the two DSPs. 
e completed the software implementations with C code, including the initial- 
ization and interrupt setup for DSPs, space vector pulse width modulation 
(SVPWM), analog to digital conversion, implementation of the power and 
voltage controllers, circuit protection and the serial communication between 
one DSP and a supervisor computer. 
This chapter mainly focuses on the introductions to the two DSPs used to imple- 
ment the two-loop control system. The parallel communication and the hardware 
connection between them are also discussed in depth. 
4.1 Introduction to the two DSPs 
As mentioned before, compared with the controller designed in the previous work, 
the new voltage controller designed in this thesis has higher order. Therefore, the 
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speed of the DSP is crucial as the DSP with lower speed could not finish the calcula, 
tions of the voltage and power controllers and other functions, including the PWNJ 
calculations and generations, AD conversion, circuit monitoring and protections in 
one switching period of IGBTs. To meet the required speed, two DSPs are brought 
into the experiment, both of which are produced by Texas Instruments (TI). 
One DSP is chosen as a high-speed, high-performance floating-point TNIS32OC6713B 
with 225MHz CPU clock, which performs the calculations of the three-phase voltage 
and power controllers and the space vector pulse width modulation (SVPWNI). 
Another is a fixed-point DSP TMS320LF2407A with 40NIlIz CPU clock but more 
peripherals, to measure voltage and current signals, convert the analog signals to 
their digital counterparts, and generate PWM signals to trigger the IGBT bridge. 
It is also used to implement the circuit protections to avoid possible damage of the 
DSP board and the converter. The LF2407A is a low-cost, low-power, and high- 
performance processor. Several advanced peripherals, optimized for digital motor 
and motion control applications, have been integrated into this DSP [7]. Thus, 
TMS320LF2407A is widely used in the control of three-phase converters. 
In the experiment, a DSP starter kit (DSK) of C6713B and an evaluation module 
(EVM) of LF2407A are employed. In general, DSKs have lower prices and are 
designed to introduce new users to DSP architectures and software. It also provides 
an easy-to-use, cost-effective way to use for fast development. As the high speed 
DSP is only required to do calculations, the DSK of C6713B is a good choice in terms 
of its price and speed. EVMs are complete evaluation platforms for DSPs, which 
can give designers a complete and easy way to take their designs from concept to 
production. With many integrated motor control peripherals, the EVAI of LF2407A 
is chosen to realize all other functions. For convenience, the DSK of C6713B and 
the EVM of LF2407A are named as DSK6713 and EVN12407 respectively in the rest 
of this thesis. 
Figure 4.1 is the block diagram of the two-DSP control platform. The switching 
frequency of IGBT bridge is IOkIIz, which means that in O-Ims, the EVN12407 coin- 
pletes analog to digital (AD) conversion for the three-phase voltages and currents, 
then sends the data to DSK6713 as the controllers' inputs. DSK6713 performs the 
calculations of the controllers and SVPWM, and then obtains four compare values 
for EVM2407 to generate eight PWM signals. Then EVN12407 reads the memory of 
DSK6713 to acquire these compare values and generates PWM signals for the con- 
trol of the IGBT bridge. Meanwhile, EVM2407 also needs to monitor the operation 
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Figure 4.1: The coiltndlci- simcim-c \%it h 1\%() IMS32H WýI'ý 
of' convert er SYS, I el II to ('11., 11 re ýIIII he I)pc r, It I. If* exce pI I() IIýIIpII clo) III(. 11a. 
, Sll(. Il as Iarge ('111.1-clits ; III(] v(dtages, higher tem1wrat ures take placo-, I. XN12 1071 will 
turn A, all the s-witclics and stop the I(; H, F,. 
From the pl-m-edure olmxv, il is cloill. Illilt 1111.1,; Ist and 1-cliahle ('"111111111licillion 
between the DSN'6713 mid EVN12107 is lf*lli(- ý, Iwcd is iiot high enough 
Or the collillilillicatioll is 110 1-clinhIe. 111c implellwilkilioll (d, the 
sYstem will llot be (,; lsilY acilieved ill real tillic. 
Th(IN, 01V I wo collIlIllillicat i0ii mel hods FW 1). SK'67 13 mid FVN12 W 7. "cri; d u(millm 
Ilicatioll and parýlllcl cmillillillicotion. Asý implied hY their liallics. Illf. (. (, III 
Illullic, dioll Is the pl-m-cs", (d -sending (1; 11; 1 ()1w hit ot (me lilll(-. ()VOF 
clullillel (w hil"'. Ill the parallel (. ()III 1111111iritt ioll i.,, l1w 
pr(wes. ", ()f selldillp illl the hif. s (d cm-11 svIlIlml Iw"riller ill (me hille. 111 (11(1(11 1() 
ochleve the scrial (. ()Illllllllii(.; ItioIi. the 16-hit -, Yni hi m1m]", scri; ll p(. I-iplluT; 11 inlef-filct, 
(SPI) ofElVM2407 ond the multichilimel huffered -lial 1-1-11 (. McB. '-)'P) ()I DS10713 
are lised. Thc 11,11-dwnre c(mliecIN)II (dihis IlIcOwd is II()1 r('111plic; Iled. III(' 
C()IIIlIIlIIIi(-ýItioII speed of', eriýll i. s too) I() Iflect ()Ill. I-ey fit. 
TlI(1H1lo)I-(,. Ow pondlel (. ()Illllllllli(.; ItioIl wit 11 lligher spvd ; 111(1 Illwe rcliýihilil. \- I.., III i- 
lized ill the experillient. which will he ; Iddre's. sed ill d(clil ill Ilw fodlmvilig "cution. s. 
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4.2 Parallel communication between the two DSPs 
For the parallel communication, two interfaces, the host-port interface (IIPI) of 
DSK6713 and external memory interface (EMIF) of EVN12407, are used. The host- 
port interface (HPI) is a parallel port. Through this port, a host processor can 
directly access the CPU memory space. The host device is amaster' to the interface 
and the device which has IIPI is the 'slave'. Through the internal or external 
memory, information can be exchanged between the host and CPU [6]. This is 
the so called 'master/slave' communication mode. In my application, EVN12407 is 
the host device to dominate the data transmission through the external memory of 
DSK6713. 
Before the use of HPI, three IIPI registers should be initialized, including the IIPI 
control register (11PIC), the IlPI address register (IIPIA) and the IIPI data register 
(HPID). The initialization procedure is, first IIPIC should be initialized, then IIPIA 
and HPID [6]. By using some interface control signals, EVN12407 can access all the 
three registers of DSK6713. However, only IIPlC is mapped into the data memory 
of DSK6713, at address OxO1880000. As a 'slave', DSK6713 itself can not access any 
HPI registers. All the instructions of the data communication would be given by 
EVM2407. 
The EVM2407 supports a wide range of system interfacing requirements. For exam- 
ple, its external Program, data, and 1/0 address spaces provide interface to memory 
and 1/0, thereby maximizing system throughput. Its external parallel interface also 
provides various control signals to facilitate interfacing to different devices [7]. The 
external memory interface of EVN12407 has one address bus and one data bus. its 
sequence is, first complete the data write, then the data read, and finally the pro- 
gram read [7]. In the experiment, the external 1/0 spaces of EVN12407 is used as 
the interface to DSK6713. 
Figure 4.2 shows the connection between EVN12407 and DSK6713. Through the 16- 
bit data bus, HD[15 : 0], DSK6713 exchanges information with the host EVN12407. 
The HPI of DSK6713 provides 32-bit data to the CPU with an economical 16-bit 
external interface by automatically combining successive 16-bit transfers (4]. In 
other words, the chip architecture has the 32-bit-word structure, and all transfers 
with a host consist of two consecutive 16-bit halfwords [4). 
Table 4.1 is pin connections between ENIIF of EVM2407 and IIPI of DSK6713. 
HHIVIL indicates whether the first or second halfword is being transferred. Ilow. 
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EVM2407 to HPI Pin Connections 
HPI Pin EMIF Pin Comments 
HCNTL[l: 0] A[2: 1] Two address bits of EVN12407 are used as con- 
trol signals, indicating which IIPI register is ac- 
cessed. 
HHWIL A[Oj One address bit of EVN12407 is used to identify 
the first or second halfword of transfer. 
HRIW RIW Indicates a read or write access. 
HD[15: 0] D[15 0] 16-bit data bus. 
HDS1 A15 + A5 TI-DS1 and RDS2 are internally exclusive- 
NORed. Used together, -I1-D, -T1, -II-D-, T2 
and THTC3 generate an active(low) internal 
HSTROBE signal [4]. The reason why two 
address bits are used will be presented below. 
HDS2 VC, See above. 
HC3 73 ChiP-select signal. This also serves as the data- 
strobe signal in this case. 
HAS V. Owning to the separate address and data bus 
of host device EVN12407,1173 is not used and 
thus tied inactive high. 
HRDY READY Indicate whether the IIPI and host are ready 
for transfer. There is a NOT gate (Ilex Vector) 
between the two pins. 
Table 4.1: The pin connections between 11PI of DSK6713 and EAIlF of EVA12407. 
Table 4.2 describes how EVM2407 selects IIPIC, IIPIA and IIPID- To simplify the 
mapping of the IIPI registers, 1/0 addresses Ox8OOO to Ox8OO7 of EVN12407 are 
chosen. By accessing these addresses, EVN12407 can freely access IIPIC, IIPIA and 
HPID and other internal and external memory of DSK6713. 
4.3 Hardware connection for the two DSP boards 
The hardware connection for the parallel communication between EVN12407 and 
DSK6713 is much more complicated than the serial communication as all the 16 
data bits, some address bits and many control bits of EVN12407 are used. Two 
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HPI registers selection 
Address generated by host Pin HCNTL[1: 0] HHIVIL IIPI register selected 
HPI base address + OxOO 00 0 HPIC first halfword 
HPI base address + OxOI 00 1 IlPIC second halfword 
HPI base address + OxO2 01 0 HPIA first halfword 
HPI base address + OxO3 01 1 IIPIA second halfword 
HPI base address + OxO4 10 0 HPID first halfword, 
with auto-incremented 
address mode. 
HPI base address + OxO5 10 1 IIPID second halfword, 
with auto-incremented 
address mode. 
HPI base address + OxO6 11 0 HPID first halfword, 
with fixed address mode 
HPI base address + OxO7 11 1 HPID second halfword, 
with fixed address mode 
Table 4.2: The HPI register selection. 
connectors, P3 (Address/Data) and P4 (Control) of EVN12407 and one connector, 
J1(HPI expansion connector), of DSK6713 are involved. In addition, two logic gates 
are also employed. In order to obtain the reliable communication, a printed circuit 
board (PCB) was designed and produced for the connection between DSK6713 and 
EVM2407. In the design procedure of the PCB, two issues should be taken into 
account. 
4.3.1 The state of configuration pins at reset 
At DSK6713 reset, to ensure its correct configurations, the configuration pins must 
be at the certain state until reset is released. DSK6713 has four configuration pins, 
including two IIPI data pins IID8 and 1ID14.1ID8 is related to the device Endian 
mode and should be at low state at reset to make sure that system operates in 
little Endian mode. Otherwise, the code could not be loaded into DSK6713.1ID14 
determines whether the IIPI peripheral pins are functionally enabled. It should be 
at high state during reset to enable IIPI function. 
If only DSK6713 itself is used, all the configuration pins can be set up properly 
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by an adjustable switch block labeled SW3 on the DSK6713 board. However, in 
my application, DSK6713 is always connected to EVM2407 by the PCB board, and 
therefore the states of the two data pins of EVM2407 D8 and D14 always interfere 
with DSK6713's configuration pins. Accordingly, the configuration requirement of 
two HPI data pins can not be always satisfied at reset, which leads to the failure of 
the parallel communication through IIPI. Hence it is clear that the two IIPI data 
pins can not be directly connected to the two EVM2407 data pins D8 and D14 at 
the reset of DSK6713. To tackle this, a switch is used on the PCB board to control 
the connections between HD8 and 1ID14 of IIPI connector and D8 and D14 of ENIIF 
data bus, as shown in Figure 4.3. 
HDQ. 
-P8 
HDI 
--0. - -P8 
HD14. 
--,., -", -Q14 
HD14---0. 
-_p14 
(a) (b) 
Figure 4.3: The two switching statuses. In (a), IID8 and 1ID14 of DSK6713 are not 
connected to the D8 and D14 of EVM2407 at DSK6713 reset in order to meet DSK6713's 
configuration requirement. (b) shows that after DSK6713 reset, the two data pins of 
DSK6713 axe connected to the data pins of EVM2407 for the parallel communication 
between thern. 
The switching procedure for the two DSPs is, first, HD8 and HD14 of HPI are 
ensured to be disconnected to D8 and D14 of EVM2407, as shown in Figure 4.3(a), 
then switch on DSK6713, open the Code Composer Studio (CCS) and connect the 
DSK6713 to the computer. While the DSK6713 is released from reset, connect 
HD8 and HD14 to D8 and D14, as shown in Figure 4.3(b), then finally switch on 
EVM2407. This procedure can ensure all the correct configurations of DSK6713 at 
reset and therefore ensure the reliable IIPI function and parallel communication. 
4.3.2 Tolerance voltage of HPI 
The tolerance voltage is an important issue to be considered in the design of a PCB 
because some devices axe +5V and some are +3.3V. If these devices are connected 
together, the 3.3V device may be destroyed by the +5V signals from the +5V device. 
Therefore, it is crucial to ensure that all pins involved in the parallel communication 
use the same voltage level. 
Most of the expansion connector signals of DSK6713 are buffered so that the daugh- 
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ter card (-all not directly influence Ilie operation of' the DSK Imard 15]. Due to the 
use of 5V tolcrant buffers. either +5V or +3.3V devices mv allowed to be ii. sed oil 
the daughter card. However, the sclivinatics of' DSK6713 ill J-5) show that illu 11PI 
peripheral does not have such buffer. thlis oll thc siglial" going 1111o IIPI c(allicutor 
should not be much higher than -3.3v. Higher voltage. such as -5V. IllaY dc. stro. v 
the 11PI interface and other compolicilts oil the DSI\ board. Mcallwhile. the two 
logic gates oil the PCB board should also be supplied hY -t-3-3V power in order 
to get +3.3V outputs. flowever, IIPI periplicral does not have ý-3.3%` power and 
EVN, 12407 only has +5V power oil bom-d. 'I'llercf, on" on Ille PCB board. a DC/DC 
converter is used to convert +5V power f'rom FVN12.107 to -3.3V for the two logic 
gates. 
Conddvdng the two ismu% prmwMaNnna PCH i"designedand produced for the 
connection between DSK6713 and EVN12.107. Figiirc I. -I shows how I he tw() DSP,, 
are connected b. v the two-layer printed circilit kmrd ill Ille experillwill. 
Figure 4.4: ']'If(, pi-inted cii-cnit h(); If-d (I)CH) iol IIIc millicl 114)11 hilwwIl 
ENN12407. 
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Software implementation 
In this chapter, the software implementation for the two DSPs are presented, includ- 
ing the DSP initialization and interrupt setup, space vector pulse width mdulation 
(SVPWM), analog to digital conversion (ADC), phase-locked loop (PLL) realiza- 
tion, voltage and power controllers implementation, circuit protections and serial 
communication between one DSP and a supervisory computer. 
5.1 DSP initialization and interrupt setup 
Some DSPs should be initialized before use. In the experiment, DSK6713 can be 
initialized automatically after reset. In contrast, EVN12407 needs to be initialized by 
setting up its system registers. In addition, before the use of peripherals, the related 
registers of EVM2407 also need to be set up properly. The EVN12407's peripherals 
used in the experiment axe, 
1. Two Event Managers EVA and EVB, both of which have timers and PWM 
generators for the IGBT bridge control 
2. A 16/8 channel, analog-to-digital converter (ADC) with 10-bit, 375-ns AD 
conversion 
3. Serial communications interface (SCI), which is an asynchronous serial port 
and supports universal asynchronous receiver and transmitter (UART) digital 
communications 
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Before the use of EVM2407, seven configuration registers of EVN12407 should be 
properly initialized, including System Control and Status Registers 1 and 2 (SCSR1, 
SCSR2), Watch Dog Timer Control Register (WDCR), Wait-State Generator Con- 
trol Register (WSGR), and 1/0 Mux Control Register A, B, and C (NICRA, NICRB 
and MCRC). SCSR1 and SCSR2 are used to select the clock out pin source, enable 
all the peripherals and manage system settings. WDCR determines whether the 
watchdog timer is used or not. For the purpose of code debugging, WDCR should 
be set to disable the watchdog timer. WSGR indicates the number of wait states 
with the EVM2407. MCRA, MCRB and MCRC determine the selection of 1/0 pin 
functions. 
EVM2407 has two event managers, each of which has two general-purpose timers. 
There are four timers in total, timer 1 to timer 4. Before the use of each timer, Timer 
Control Registers (TxCON and GPTCONA/B), Timer Counter Registers (TxCNT), 
and Timer Period Registers (TxPR) (x = 1,2,3 or 4) should be initialized properly. 
In my application, Timer 2 is used to generate a periodical interrupt with the period 
of O. lms. During this interrupt EVM2407 will: 
1. do the AD conversions to obtain the digital value of three-phase grid voltages, 
output voltages, grid currents, output currents and the DC link voltage. 
2. communicate with DSK6713 through IIPI and EMIF interfaces. 
3. generate PWM signals for the control of the IGBT bridge. 
4. monitor the operation of the control circuitry and converter. 
During the initialization period of EVM2407, at first all the timers should be dis- 
abled in order to avoid the timers working at wrong time. When all the configuraý 
tions of related registers of PWM, AD conversion and event manager interrupts are 
completed, the timers will be enabled to start timer events. 
5.2 Space vector pulse width modulation 
Pulse width modulation (PWM) is a powerful technique. It utilizes a square wave 
with modulated duty cycle, which results in the variation of the average value of the 
waveform. PWM technique is widely employed in the area of analog circuits control 
with a digital outputs from a processor, and dramatically reduce the system costs 
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and power consumption. Nowadays, as many microcontrollers and digital signal 
processors (DSPs) have already integrated on-chip PWAI generators, the required 
PWM signals are much easily generated. 
5.2.1 Traditional space vector modulation 
In the experiment, the space vector pulse width modulation (SVPWM) scheme is 
used to control the three-phase converter system. Space vector modulation (SVAI) 
is a form of PWM proposed in the mid-1980s, and is one of the most popular pulse- 
width modulation techniques due to its low output harmonic distortion and more 
efficient use of DC link voltage in comparison with the natural and regular sampled 
modulation method [26]. Besides, it can reduce the switching and conduction losses. 
The traditional SVM, which only suitable for three-phase three-wire system, has 
eight possible switch combinations, shown in Figure 5.1. 
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Figure 5.1: Eight switching combinations of the traditional SVAI [26]. 
Thanks to the built-in hardware of event manager module of EVN12407, it is not 
difficult to generate symmetric space vector PWN1 waveforms for three-phase three- 
wire converters. However we can not directly use this hardware as our converter is 
a three-phase four-wire converter. In order to implement the SVPWM for such a 
converter, a modified technique is deployed in the experiment. 
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5.2.2 Space vector modulation for the three-phase four-wire 
system 
A three-phase four-wire voltage-source converter system is different from the three- 
phase three-wire system in terms of its ability of handling zero-sequence components 
of the three-phase current caused by the unbalanced and/or nonlinear load or un- 
balanced source. Three-phase voltage-source converters normally have two ways to 
provide a neutral connection for three-phase four-wire systems: 1) using split DC 
link capacitors and tying the neutral to the mid-point of the DC link capacitors; 
2)using a four-leg converter topology and tying the neutral point to the mid-point 
of the fourth neutral leg [65]. The three-phase four-wire power converter built for 
the experiment is shown in Figure 5.2. 
Grid 
Figure 5.2: The three-phase four-wire power converter built for the experiment. 
When working with three phase systems, it is convenient to use a transformation 
from the the three phase system, ab-c coordinate to another three phase system in 
three dimensional orthogonal coordinate, a-0- -f coordinate, as shown in Figure 
5.3. a-b-c coordinate is the stationary reference frame and a -P -, y coordinate is 
the rotating reference frame. 
For the three-phase four-wire system, due to the use of the neutral leg, the three 
variables in the a-b-c plane are independent, namely s,, + sb + s, 96 0. Thus y axis 
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v 
Figure 5.3: Relationship between the stationary reference frame (a-b-c coordinate) and 
the rotating reference frame (a -P-, y coordinate). 
does exist, and the space vector modulation is performed on a 3-D a- -t plane, 
where 
s=s, + isp + ksy. (5.1) 
The coordinate transformation and the inverse transformation are shown as 
22 
Sa 
so -0 3L3 IL3 322 Sb 
(5.2) 
so Ii8, 222 
and 
Sa 0 S,, 
Sb sL3 SO (5.3) 22 
sc -1 - , 
r3 
SO 22 
As the neutral line exists in the three-phase four-wire converter, there are two pos- 
sible switching combinations in 3-D a- fl -y plane for each of the eight switch- 
ing vectors in 2-D a -, 0 plane, which result in the totally sixteen possible switch 
combinations (switching vectors) in the three-dimensional space. Figure 5.4 is the 
projection of the three-dimensional space on a-P plane, which is the same as that 
of the traditional three-wire system. The notations of SVI to SV7 in Figure 5.4 are 
the same as those in Figure 5.1. 
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According to [65], the reference vector will be synthesized in two steps, switching 
vectors selection and reference vector projection onto the selected switching vectors. 
In the first step, it takes two steps to select switching vectors, prism identification 
and tetrahedron identification. There are six prisms in total and every prism includes 
four tetrahedrons. 
5.2.3 DSP setup 
In order to meet the requirement of the high-speed calculations, the SVPWAI calcu- 
lation algorithm is implemented on DSK6713. Then through IIPI, EVN12407 reads 
all the four compare value and generates eight PWM signals by setting up four com- 
pare registers. It is worth noting that all the compare registers are shadowed, which 
means the compare value can be changed at any time. 
As mentioned before, EVM2407 has two event managers (EVs), EVA and EVB. 
Each EV has three compare units, and each unit has two associated PWM outputs. 
Therefore EVM2407 totally has six compare units, compare unit 1 to 6, and 12 
PWM outputs, PWM1 to PWM12. The adjacent two PWI%I outputs are always 
at the opposite states. For the three-phase four-leg converter, 8 SVPIVINI signals, 
PWM1 to PWM8, should be generated. To do it, the three compare units of EVA, 
CMPR1, CMPR2 and CMPR3, and CNIPR4 of EVB are involved. 
Before using the PWM generation module, some registers should be set up, including 
Compare Action Control Registers (ACTRA/B), Compare Control Registers (CONI- 
CONA/B), Overall GP Timer Control Register (GPTCONA/B), Dead-band Timer 
Control Registers (DBTCONA/B), and timer registers T1CON, T1PR, T3CON and 
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T3PR. 
The operation of the compare units is controlled by the Compare Control Registers 
COMCONA and COMCONB, which are readable and writable. They control the 
compare enable/disable, compare register CNIPRx reload condition, SVPWM mode 
enable/disable, and compare output enable. 
ACTRA and ACTRB control actions that take place on each of the six compare 
output pins (PWMx, where x= 1-6 for ACTRA, and x= 7-12 for ACTRB) on a 
compare event, if the compare operation is enabled by CONICONA and CONICONB 
[8]. In the initialization period, ACTRA and ACTRB should be set up to make sure 
that all the 8 PWM pins are forced low to turn off the IGBTs for the safety reason. 
To generate 8 PWM signals, timer I and timer 3 should also be set up properly. 
Both TIPR and T3PR are 16-bit Timer Period Registers to determine the period of 
the timer, and therefore determine the operation period of EVN12407. Their value 
could be changed at any time during a period as they are shadowed. T1CON and 
T3CON respectively are Timer 1 Control Register and Timer 3 Control Register, 
which have the main functions of count mode selection, input clock prescaler, timer 
enable and clock source selection. 
It is worth pointing out that all the GP timers should be synchronized in order to 
synchronize the generation of all the 8 PWMs and the interrupt (generated by timer 
2). GP timer 2 can be synchronized with GP timer 1 (for EVA) and GP timer 4 
can be synchronized with GP timer 3 (for EVB) by proper configuration of T2CON 
and T4CON, respectively. The synchronization of timer I and timer 3 is a bit more 
complex. First the time interval between the happening of timer I and timer 3 is 
measured. Then the timer counter registers TICNT and T3CNT should be properly 
set up in accordance with the interval to ensure that timerl and timer3 take place 
at the same time. 
In addition, the Overall GP Timer Control Register GPTCONA/B should be ini- 
tialized. GPTCONA/B specifies the action to be taken by the timers on different 
timer events and indicates their counting directions [8]. The bits of GPTCONA/B 
could be properly configured to specify the compare output of a GP timer active 
high, active low, forced high or forced low and start AD conversion with a timer 
event. 
Also, EVA and EVB of EV. N12407 have their own programmable dead-band units, 
controlled by the Dead-band Timer Control Registers DBTCONA and DBTCONB. 
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They are used to enable and disable dead-band timers, which is usually set up 
properly to avoid the possible shortcut of the IGBT bridge. 
The register setup for the compare units operation is: for EVA, Set up TIPR and 
ACTRA. Then initialize CMPRx (x = 1,2 and 3). Finally, set up CONICONA and 
T1CON. For EVB, Set up T3PR and ACTRB. Then initialize CNIPR4. Finally, set 
up COMCONB and MON. 
5.3 Analog to digital conversion 
EVM2407 has a 10-bit analog to digital converter (ADC) with built-in Sample and 
Hold (SIII) function. Its total conversion time consisting of S111 and conversion, 
is 375ns. It has 16 multiplexed analog inputs, ADCINO to ADCIN15, so that it 
could convert maximum 16 analog signals in a single conversion session. The ADC 
module also has two independent 8-state sequencers SEQ1 and SEQ2, which can 
be cascaded together into one 16-state sequencer SEQ [8]. In the experiment the 
cascaded 16-state sequencer is used. 
Seven registers of ADC module should be initialized before use. They are two ADC 
Control Registers ADCTRL1 and ADCTRL2, Maximum Conversion Channels Reg- 
ister MAXCONV, and 4 Channel Select Sequencing Control Registers CIISELSEQ1 
- 4. In addition, 16 result registers, RESULTO to RESULT15, are used to store the 
digital value converted from analog signals. 
ADCTRL1 controls the ADC module software reset to master a reset on the entire 
ADC module. It also determines the ADC clock prescale factor of the acquisition 
time window of the conversion [8]. Furthermore, it indicates the conversion mode, 
interrupt priority and sequencer operation mode (dual or cascaded). 
ADCTRL2 determines the selections of the start-of-conversion (SOC) trigger. In 
my application, Event Manager A is used to be a trigger to start a AD conversion. 
When a conversion session is completed, ADCTRL2 should be immediately accessed 
to reset sequencer to state CONVOO. Otherwise, the results of AD conversion will 
not be correct. 
MAXCONV defines the maximum number of conversions performed in one conver- 
sion session. This register is set to OxOOOF as all the sixteen conversions are needed 
in the experiment. 
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CIISELSEQn (n = 1,2,3,4) determines the selection of the sixteen muxed analog 
input ADC channels for a conversion session [8]. Sixteen 4-bit fields CONVOO - 
CONV15 spread across four 16-bit registers CIISELSEQ1 - CIISELSEQ4. For ex- 
ample, CIISELSEQ1 contains CONVOO - CONVO3 (Bit3 -0 is CONVOO, Bit7 -4 is 
CONVOI, etc), CIISELSEQ2 includes CONVO4 - CONVO7, CIISELSEQ3 includes 
CONVO8 - CONVO11 and CHSELSEQ4 includes CONV12 - CONV15. The CON- 
Vnn bits have any value from 0 to 15. Each of the CONVnn selects one of the sixteen 
muxed analog input ADC channels. With the proper setting of CIISELSEQn, the 
analog channels could be chosen in any desired order and the same channel may be 
selected multiple times [8]. 
In my application, the AD conversion module performs once every O. Ims. During 
each period interrupt, first all the required analog signals are converted to digital 
value, which are then saved in the result registers. Through IIPI of DSK6713 and 
EMIF of EVM2407, all the digital value of the voltage and current signals, are 
sent to DSK6713 as the voltage and power controllers' inputs. At the same time, 
EVM2407 resets its ADC for the next conversion session by accessing ADCTRL2 
and waits for the next AD conversion trigger. 
5.4 Phase-locked loop implementation 
Phase-Locked Loop (PLL) is a closed loop frequency control system. It generates 
an output signal which is related to the input signal in terms of the frequency 
and phase. This technique is widely used in electrical and electronic areas. In the 
experiments, in order to connect the grid to the converter, a power controller is used 
to control the active and reactive power flow between the converter and the grid, 
and to generate three reference voltages for the three-phase voltage controller, where 
the PLL is essential for the detection of the frequency, phase and the amplitude of 
the grid voltage. 
PLL mechanisms can be implemented by either analog circuits or digital methods, 
both of which use the same basic structure. The basic elements of a PLL include a 
phase detector, a loop filter, a voltage controlled oscillator (VCO), and a divider. 
The phase detector is a device that compares two input frequencies and generates 
an output proportional to the frequency difference of them. The output of the phase 
detector is usually in the form of pulses that have to be low-pass filtered by the loop 
filter [3]. 
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Figure 5.5: The block diagram of the PLL system. 
The loop filter is an important part in the I'LL structure. It is basically a low-pass 
filter and its corner frequency should be below the input signal frequencies to enable 
the control voltage to the VCO is relatively steady. However, in order to respond 
to changes of the inputs, the corner frequency of the loop filter should be above the 
frequencies of those changes. In addition, a PLL is always required to respond rather 
slowly, to provide a smooth action that damps out noise and unwanted variations. 
Therefore, it is important to find a trade-off for the different requests. 
A voltage-controlled oscillator (VCO) is specifically designed to be controlled in 
oscillation frequency by a voltage input. The output of the oscillator is compared 
with the input of the PLL. If the frequencies are different, the frequency of the 
oscillator is modified to reduce the difference between the two frequencies. By some 
iterations, the oscillator signal would be exactly locked to the input signal. 
For three-phase systems, thanks to the use of the dq transformation, which is a 
natural phase detector, it is not difficult to implement a PLL on a DSP. With 
dq transformation, three phase grid voltages, assumed to be Vgat Vgb and Vg,, are 
transformed to Vd and V. in a rotating reference dq-frame oriented in the direction 
given by the angle 0'. Then a PI controller is employed as a low-pass filter to obtain 
w', the angular velocity of the dq-frame. w, goes into the VCO which is an integrator 
in the PLL system and 0, is obtained. Here, 0' = w't. The block diagram of basic 
principle of the three-phase PLL is shown in the Figure 5.5. 
In this system, the balanced three-phase grid voltage can be represented as follows. 
V and 0 are respectively the amplitude and the phase of the grid voltage. Here, 
0= wt and w is the angular frequency of the grid voltage with the value of 1007r. 
Vga = VCOSO, 
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Vgb VCOS(O 
- 
27r), 
3 
V9c = VCOS(o + LD 
The transformation from abc-frame into dq-frame is: 
Sd COSO COS(O - 2M) COS(O + 22) 
S. 
333 ir 
Sb 
Sq -sinO -sin(O -3) -sin(O +3S, 
As before, w' is assumed to be the angular velocity of dq frame and 0' = w't. After 
dq transformation, Vd and Vq are presented as follows, 
LV-[COSOCOSO'+ COS (0- 2ir)COS(O'- 2ir)+CoS(0+27r)COS(O'+ 27r)] = VCOS(0_01), Vd 33333 
Vq 
- 2-v [cos0sinO'+ cos (0 - 2M) sin (0'- 2-r) + cos (0 + 21) sin(O'+ 2-)] = Vsin(0-0'). 33333 
The useful part is the q-axis component Vq. 
Vq= Vsin(O - 0') = VsinJ, where 9=0- 0'. 
If 8 is small enough, the equation above could be simplified to 
Vq = VsinS P:; VS 
Then a PI type low-pass filter is deployed to enable the Vq to converge to zero. 
In other words, J, the difference between 0 and 0', goes to zero. Therefore Vd = 
Vcos(O - 0') ;: ý-, V, which is the amplitude of the grid voltage. Meanwhile, as J 
is close to zero, the angular velocity of the grid voltage is also obtained from the 
closed-loop PLL system. By many iterations, the angular velocity and amplitude of 
the grid voltage obtained from the PLL are almost equal to the reality, which is so 
called grid 'locked'. 
5.5 Implementation of the voltage and power con- 
trollers 
As mentioned in the previous chapter, the voltage controller is designed based on 
'H,,. repetitive control theory and the power controller is chosen as a PI controller. 
The two-loop control system, where the voltage controller is in the inner loop and the 
power controller is in the outer loop, is employed on each phase of the three-phase 
converter and implemented on the fast DSK6713. 
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The converter system is modelled by using SimPower system toolbox in MATLAB 
Simulink. Then the continuous time voltage and power controllers are calculated and 
converted to their discrete time counterparts in MATLAB. There are some methods 
of the discretization, including the zero-order hold on the inputs, linear interpola- 
tion of inputs, impulse-invariant discretization and bilinear (Mistin) approximation, 
among which, the Tustin method is chosen. 
The discrete time voltage and power controllers arc represented by the difference 
equations, so they can be easily realized on DSK6713- During the calculation proce- 
dure of the three-phase voltage and power controllers, a lot of memory of DSK6713 
would be occupied to save data. As it has 8 Mbytes of synchronous DRAM and 
512 Kbytes of Flash memory, and operates at 225 MHz, DSK6713 can successfully 
achieve the implementation of the two-loop control system. 
5.6 Circuit protection 
The circuit protection is very essential for the safe operation. With it, the damages 
of the IGBT bridge and other system devices by over voltages and currents and 
unexpected problems can be avoided. 
In the experiment, the circuit protection function has been built in the circuit by 
other team members. What I need to do is to frequently read the 1/0 address MOM, 
which is named DIGINP in this thesis. DIGINP is working as a 16-bit register, and 
each bit has its own representation. When the system is running, the DIGINP must 
be always monitored to obtain the realtime operation information of the converter 
system. Some changes of the value of DIGINP reflect operation failures happening 
such as the error of PWM signals generation and over temperature. If such failures 
happen, the converter system should be stopped and all the switches should be open. 
All the bits of DIGINP are read only. Figure 5.6 is the bit descriptions of DIGINP. 
Bit 15 - 12 Reserved 
Bit 11 - 10 These two bits are reserved and read as 1. 
Bit 9 This bit represents the start or stop mode of the converter system. 
0 Stop 
1 Start 
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Figure 5.6: The bit descriptions of DIGINP. 
Bit 8 This bit represents the start or stop mode of the converter system. 
0 Start 
I Stop 
Bit 7-6 These two bits are reserved and read as 0. 
Bit 5 This bit reflects over-temperature error of IGBT2. 
0 No error 
1 Overtemp of IGBT2 
Bit 4 This bit reflects over-temperature error of IGBT1. 
0 No error 
1 Overtemp of IGBT1 
Bit 3 This bit reflects the PWM pulse error of IGBT2. 
0 No error 
1 Pulse error of IGBT2 
Bit 2-1 Reserved as I and 0. 
Bit 0 This bit reflects the PWM pulse error of IGBT1. 
0 No error 
1 Pulse error of IGBTI 
The value read from DIGINP represents the status of the converter operation. For 
instance, DIGINP = OxFDO4 means that the converter is stopped and there are no 
operation errors. If the converter is started, the value of DIGINP becomes OxFE04. 
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If the PWM pulse input for IGBT1 is failed, the DIGINP would become OxFE05. 
Therefore, by monitoring DIGINP, the real time status of the converter is easily 
obtained, and the control system can take immediate actions to avoid damages if 
any errors occur. 
There is another useful 1/0 address WON, named DIGOUT. DIGOUT facilitates 
the control of the two switches, S,, Sg and the switch on the DC bus. By sending 
different data to DIGOUT, it is convenient to control the connection between the 
grid and the converter, and bypass the resistor on the DC bus to improve the 
efficiency of the DC link voltage utilization. 
In addition, when the grid is connected, the grid currents should be monitored as 
they may be too large in some circumstances. If large currents go into the converter 
system, it may destroy some components. In the experiment, the upper and lower 
limits of the grid currents are set as ±40V. Also, the DC link voltage is needed to be 
monitored. If it exceeds the normal value, the converter system should be stopped. 
5.7 Control of EVM2407 by a supervisory com- 
puter 
When the converter and the DSP system are powered on, the circuit protection 
functions should keep running in order to monitor the operation of the system to 
avoid any damages. Meanwhile, the controller and other functions should be able to 
be started and stopped at any time when the EVN12407 and DSK6713 are running. 
As the EVM2407 itself could not carry out this task, a supervisory computer is 
therefore used to independently control the EVN12407 from outside. 
In the experiment, a serial communication has been built for the control of EVA12407 
by the computer. Some special data related to different actions are defined, and will 
be sent to EVM2407 according to the requirement. When the EVN12407 receives 
the data, it takes the appropriate actions, such as starting or stopping the parallel 
communication, PWM generations or AD conversion. 
Serial communication is the most common low-level protocol for communicating 
between two or more devices. EVM2407 has a serial communications interface (SCI) 
module. The computer has a serial RS-232 port, which is a standard port for serial 
binary data interconnection between two devices. Based on the two interfaces, a 
serial communication can be built between them. 
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5.7.1 Serial communications interface (SCI) module of EVM2407 
The programmable serial communications interface (SCI) of EVM2407 supports uni- 
versal asynchronous receiver/transmitter (UART) digital communications. UARTs 
are commonly used in conjunction with other communication standards such as 
RS-232, a serial port of a computer used in the serial communication [9]. 
The receiver and transmitter of SCI are double buffered and could be performed 
independently or simultaneously [8]. Both the receiver and transmitter have their 
own separate enable and interrupt bits. To ensure data integrity, the SCI has many 
different methods to check the received data. The SCI module has two 1/0 pins, 
SCI receive data input (SCIRXD) and SCI transmit data output (SCITXD). 
The length of a data word received or transmitted by SCI may be from one to 
eight bits. SCI also has one or two Programmable stop bits [8]. It could generate 
the internal clock and the bit rate (baud) of SCI is programmable to over 65,000 
different speeds through a 16-bit baud-sclcct register [8). There arc also four error 
detection flags for SCI, parity error, overrun error, framing error and break detect 
error. 
In order to interface with the RS-232 port of a computer, the asynchronous mode, 
UART communication mode of SCI, is used. The data transmission characteristics 
of this mode include: one start bit, one to eight data bits, an optional even/odd 
parity bit and one or two stop bits. The procedure of receiving data is, first the 
processor receives a valid start bit. Then for the bits following the start bit, the 
receiver begins operation to determine the bit value by making three samples in the 
middle of the bits. 
Before the use of the serial communication, six SCI registers should be initialized, 
including SCI Communication Control Register (SCICCR), SCI Control Register 1 
and 2 (SCICTLI and SCICTL2), Baud-select Registers (SCI11BAUD, SCILBAUD) 
and Priority Control Register (SCIPRI). Besides, as the SCI pins are multiplexed 
with general-purpose 1/0 pins, 1/0 Mux Control Registers should also be set up 
properly to enable all SCI pins. 
SCICTL1 determines the receiver/transmitter enable and the SCI software reset. 
SCICTL2 enables of the receive-ready, break-detect, and transmit-readY interrupts 
as well as transmitter-ready and empty flags [8]. SCIIIBAUD and SCILBAUD 
combined, determine the baud rate for the SCL SCIPRI determines the priority 
selection of the receiver and transmitter interrupt. 
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When the transfer is complete, the receiver ready (RXRDY) flag is set, indicating 
that the received data is ready to be read. Then the two receiver Data Buffer 
Registers, SCIRXEMU and SCIRXBUF are used to save the received data. Both 
registers contain the same data. They have separate addresses but are not physically 
separate buffers. The only difference is that reading SCIRXEMU does not clear the 
RXRDY flag; however, reading SCIRXBUF clears the flag [8]. 
5.7.2 RS-232 serial port of a computer 
All the computers have the standaxd serial port RS-232 for the communication to 
other devices, such as the printer and modem. In my application, the computer is 
a master for the serial communication between the computer and EVN12407. MAT- 
LAB is used to send data to the EVM2407 as MATLAB has a serial port interface 
which provides direct access to peripheral devices connected to the computer's serial 
port. Its Instrument Control Toolbox is a collection of M-file functions to perform 
any task within the instrument control application. 
The procedure of the communication is, first the serial port object is created asso- 
ciated with a serial port of the computer in the NIATLAB, such as CONIL Then 
property value of this object is configured to match the baud rate of the serial 
port of EVM2407. Thereafter, the computer can freely send and receive data from 
EVM2407. When the serial connection is no longer needed, it is better to discon- 
nect the object from EVM2407, remove it from memory, and remove it from the 
MATLAB workspace. 
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without the grid. Four expcrilliellial re.. "1111's with different lypcs ()f Ille loads are 
given. including the results under no loads, . vith the threv-phase balanced pure 
resistive load. unbalanced resistive load all(] 1111-ce-plia. se inductive load. III the 
second section, the results were obtailled ill the 'grid-colillected, Illode, i. e., lhe 
converter works with the gH& AH I he vqHQnmmWI WON mvm mr&& mu iWng 
the thrm-phme four-wire P\XNI DC/AC ImmiT converter system. The parallieters 
of experiments are the simic is I licin in sinnihit ions. 
pp- 
Illent . 
Thc converter sYstem built fort I I(, experinwi it is shown III Figure 0'. 1. As me, it imw(l 
in CI iapter 5). t, I ie t hrec- I )I mse volt, age cm It 1. ( )1 hýr, I mwer coI It n )11('1.111( 1 S\* I)\\"% I 
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Figure 6.1: Three-plia. se, four-wire DC/AC power converter sYstem used in the experi- 
6. Experimental results 
calculation are implemented on I)SK6711 am! all ()Ilicr functions are implemented 
on EVN12407. Nleanwhile. three ulap, mimny and lhmý nu-nio mimuo an, nxvd 
to measure the voltages and currents in ival linic. 
6.1 Experimental results in the island niode 
Results under no loads 
Figure 6.2: Three-phase tracking errors (_(t, (, : md tIw wi I put %, ()It; iges V_. V, ý, and 
V,.,. under ilo loads, recorded bY DSK6713 CCStudio. 
Fig ii re 6.2 shows the ex Ix ýri i ii(, i it al resi i Its (dII i( ýIIin(-I )I i; is( I rm -k ii ig ( ýrr( w.. " (,. (1, .(, 
and the output voltages I 1, -j, and t,. The ýmipljt lide of I 
he flindomental compo- 
nent of the I racking error is abol It IV and the ýIIII pli I 11(le of (m III%. ()I I; lge P, Iml I 
250V. 
Figure 6.2 was recordcd bY the Codc Composer Sludio (CCStIldio) of' DSK0713. 
CCStudio is an vasy-to-tise software to allow DSP designers of' 111 experience l(wels 
to inove quickl ,v 
through t he application developillellf process including design, co(le 
alld build, deblig, allalyze and lulle [1]. It is worill pointing out that UU. ". "StIldio 
has a highlY effective C compiler as well ; vs a hand coded a. "selliblY collipil('r. Thel-c- 
fore. The codes can be gencrated and debugged ill a Illore roblist code development 
environment. 
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1"'Xperilliclitll results 
Figure 6.3: Thc mi I pi it voltngvs "I' tI ic plim"cA and plimse C 1111dol. 11() ll); I(k 
recorded by t lic oscilloscope. 
Figure 6.3 was, recorded bY aII osci I loscope. wI lerc IIw two ()I II pt II v()11; 1. g('. ', ýI 11(m. I I. 
The amplitude of' the Output volt'ap, ill I his Ii-Ill-v i.,, olso 2.5OV. c(wrespniditi-, %vidl 
the resulls shown ill Figure 6.2. 
6.1.2 Results with the three-phase bahinced pnrv resi. stive 
load 
III thi. " "ectioll. xvith Ihc I 1IIvc-phw'(' kilmiced pille Ir"P'l I%(- hod. I11.1( 1, 
ill- errors. ontput and ()IItpIII (. 111-rellf" ; 11*(' ill Fw'mc 6.1 XvIII( 11 
recorded hv I)SkG713 CCStudio. 
Figl I re (;. I I] Ic I hree-phose I r; wkiiig errms the mIIpII \'()I I ilge's 
Ia-1, iII I( Ic ( )I It pII 'I II-nýI It ", IIIIIIIIII- 
(fit 111('111 al compollent of t rack i 11" of. f. m. "', is it 1)()l 11 1 V. al A lic aIII ph II Idc ()f im it Ill it 
voltage is abont 2, -)OV. Tbe ()utpit currew i,,, ; Jmmt 17A. 
Figure 6., 5 wis recorded hY ml ()-, cill()Sc()jw. 11 that Hic wilpill v(dlagos (d 
t ]I(, phase A and C mid t he curf-cill (d plimse A. The ; I111plil Ilde (d ()III pill v(dlagcs 
and current are about 2.50V ind 17A respectivelY. Milch ; 11. (ý "I'llilm, will' fill' 
shown ill Figure 6A. 
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6. Experimental resilits 
Figure 6.4: From top to bottoin. the t hrec-phase t racking oi-rors (,,,, cI). c, t liv ow pit 
VOlt "W's Vco - 
1, b alld Vcc all(] the oiapit. cim-ents i,. I, and i,,, ai-e shown. roconled by 
DSk6713 CCSttidio. These results wel-c Obtained whell the thl-ov-phase halanced pill. f. 
resistive load was tised. 
Figure 6.5: From top to bottom, the threc wavcs an, le. spectivel. N. Ihe output voltages of 
the phase A and phase C V,.,,, V, (20OV/div) and tlic output ciinviit of' Iliv phase A i,.,, 
(20A/div) with the threc-pliase balanced plin, resistive ]oad. I-ccorded hY the ()Suillost ()I)(-. 
6.1.3 Results with the unbalanced resistive load 
Tlic load used in tile expci-finclit is a till-co-pilo. sc od. jilstahle 1(); I(I. T() ()hlaill all 
I ilibil IýII wed resistive load, 011I. v phase A oft I ic load wiv., c(nincut odto tI if ý cm ivert er. 
6. Experimental results 
The experimental results of tracking errons. out put voIt age's am I( -1 irn lit " ; [I-( ý 11( m-11 
Figure 6.6: From top to bottom, the three-phase tracking vi-rors the 01111)111 
'I'ileN ý% le I voltages 1, a, Vcb- V, and tI ie mit, p ii I cit i-rents i,. (,. i(b all (I 
i(( ýI I'(' SI l()%%'I I- .' -ere recon 
by DSK6713 CCSt. udio when the thi-ec-pliase 1111balanced I. c. "istive load %%-; is 11sed. 
Figure 6.6 was recorded bY DSK6713 CCStudio. It presciiis threc-pliase tracking 
errors c, clc, output voltýigvs VM. '111d t', and output currents and i,. (. 
The amplitudeof the fundanicnial component ()fill(, trackingerror isabout 2V ; 111(1 
tile amplitude of the output voltage is about 2.5OV. 'I'll(, amplitude of Ilic output 
current is about 5A. 
Figure 6.7 was recorded by an Oscilloscope. It also presents the oulpill voltages of 
the phase A and C and the current of' the phase A. who. 'se ompliflides are about 
250V mid 5A res'pectivel. y. which arc similar with thc resillis ill Figilre 6.6. 
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in Figure 6.6 and Fig-ure 6.7. 
6. Experimental re"IlIts 
Figure 6.7: h-om top to holtom, the till-ce wavc. "an. 1111, olilpill pilasc A and 
phase CII, I (200\/'/(Iiv) mid t he oid pit cm-i-ent ofphasc A i, (SA/div). TheY wvre 
recorded bY the oscilloscope whell the thive-ph; Lse 1111balmiced I-esistive load wa. ý Ilsed, 
6.1.4 Results with the three-phase inductive load 
The tI iree-plwse iii(hictive loý Id coI Isis, I's of' IIIpII; 111.4v 
phil'se inductor 'I'lle inductor conliccted lo cilch phium, is 111111. The experilliclital 
re-su Its of' t nicking error. ", oI It pI It voIt ages iIIvII it s ; II-c sll(m, IIiII FijI" II re (;.. I% all d 
F i- Ii rc 6.9. I 
Figure 6.8: Fi-om top to bot, tom. the three waves are the oulpit vollage ; md current 
of' the phase A 1,,, (20OV/div) mid i,,, (SA/div), mid the output vollage of' pilase c 
V, (20OV/div). recorded bY the oscilloscope. 'I'lle. N. wvlýc reconled whell (he 1111-ce-plimse 
inductive load wls used. 
Fi-urc 6.8 wýis recorded hv ;uIo. sci I Ioscope. It pre. sel I I', IIwwIIpIII v(dho'c", ,f Is( 
A mid C and the current of phose A, whose ; implitudes ore ahwil 2. -)()\' iind -)A 
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6. Experimental results 
Wi94,4.30967) lum ii, - "-IwAi .1 
Figure 6.9: From top to bottom, tile three-phase tracking errors ('(i, ('b illld c, three- 
pimse ompio voltages V(7a- V(7b and V,,,. mid three-phase mitimt cin'rents i,,,. 1,1,111d i- are 
shown. They are recorded by DSK6713 CCSnidio when the 1hrec-phase in(hiclive load 
was used. 
respectively. It is clear that I lie pliase of the current is a slightly delayed compal, ed 
with the voltage. Figure 6.9 was recorded 1) 'v 
DSK6713 ('('Sludio. It shows Ilic 
thi-ce-pliase tracking errors c. ý cb. c,. with omplit udes of' 
I. W. 
6.2 Experimental results in the grid-connected inode 
When the grid is connected to the converter. not only Ihc voltage controllers but 
the power controllers have to beimplellwilted tocolitrol Ille flow betweell III(' 
converter and the grid. So the systeill becollies Illore complicated. 
It is necessary to point ont that during the cxperilnent. ' El"It S' iddei il v occul-red 
and the system could not work when the high DC-1ink voltage was msed. Based oil 
inY experici ice and other colleagues' ideas. tIw most possible reasol I is tI lat tI le IGBT 
bridge is partlY failed so that. it (, all onlY cope with low DC-Iink voltages. \nother 
possible reason is that there is something wrong wit 11 D'SP board's mid of her cont rol 
circuitry. As it is very difficult to locate this filult d1le lo the tillie limits, a lower 
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6. Experimental results 
DC voltage was used. In the following results. the '1111plitilde of the Outplit 
is about 30V. 
Figure 6.10: The three-phase tracking crrol's and (, al-o pi-esented. which were 
recorded by DSK6713 CCStudio when the grid is connected. 
Figure 6.11: The three-phase outpia voltages Vcn, Vcb and V,.,. are given. They are 
recorded by CCStudio when the grid is connected. 
Figure 6.12: From top to bottom, the oialmit voltage and the grid ciirrent of pimse A 
(20V/div) and i,,, (20A/(Iiv) are presented, recorded by the oscilloscope when the grid 
is connected. The output voltage is low due to the fimIt described in section 6.2. 
Figure 6.10 an(] 6.11 were recorded by CCStii(lio. Figur(, 6.10showsthal theiracking 
error is less than 1V. From Figure 6.11, it, is clear that the quantization error has 
a bigger influence to the small signal thim the big signal. As the DC link voltage 
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G. Experimental results 
is reduced and the amplitude of the output voltage is 30V, the shape of the output 
voltage shown in Figure 6.11 is not as good as before. Figure 6.12 was recorded 
by the oscilloscope, where there are switching frequency noises but the fundamental 
component of the output voltage is still a nice sine wave. 
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Chapter 7 
Conclusions 
This research work focused on the design and implementation of a three-phase volt- 
age controller based on H,,,, repetitive control theory for a DC/AC power converter. 
The motivation of this research work was presented in Chapter 1. In Chapter 2, 
some popular control techniques were reviewed and the introduction to the IGBTs 
which are the basic components of the DC/AC power converters in the experiment. 
Chapter 3 explored the solutions to some practical problems in the design and im- 
plementation of the voltage controller, such as the DC components in the simulation 
results of the discretized controller, the processing time delay arisen from the use of 
DSPs and the larger discrete-time tracking error. A voltage controller is designed in 
this chapter to tackle these problems. Compared with the controller designed in the 
pervious work, the new voltage controller has better performance in practice. Some 
simulation results were also presented in Chapter 3. 
In general, DSPs are usually used to implement the control system. In the exper- 
iment, two DSPs from Texas Instruments (TI) are employed. In order to achieve 
the speed requirement and communication reliability, the parallel communication 
between them was utilized and a printed circuit board (PCB) was produced for 
the hardware connection between the two DSP boards. Chapter 4 contains further 
details of this parallel communication. 
Chapter 5 discussed the software implementations for the two DSPs. A high speed 
DSP is used to implement the voltage and power controllers, phased-locked loop 
and SVPWM calculations, while another DSP with many peripherals is used to 
generate PWM signals, convert analog signals to their digital counterparts, monitor 
the circuit to avoid damages caused by over voltage, over temperature and other 
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exceptional phenomena. 
Chapter 6 presented the experimental results in the island mode and the grid- 
connected mode. In the island mode, the voltage controller was tested with different 
loads. These results show that the voltage controller could work well in different 
circumstances. 
In this project I studied the repetitive control theory, based on which I designed 
an voltage controller for the DC/AC power converter by taking into account some 
practical problems and implemented this controller in the experiment. The simu- 
lation and experimental results show that the controller has good robustness and 
tracking accuracy and also give the further evidence that it is possible to deploy 
the advanced repetitive control method in the converter control in industry, al- 
though further research on the practical deployment are still required. In the design 
and implementation, especially in the implementation procedure, I met many un- 
expected problems and difficulties, which I had to spend long time solving. Finally, 
the implementation of the two-loop control system, including the voltage and power 
controllers, was successfully achieved in the experiment. 
7.1 Applications 
The work presented in this thesis can be used in many applications. For example, 
the DC/AC converter can be used as an active power filter to generate a compen- 
sating current which flows into the power feeder to suppress the harmonic currents 
generated by nonlinear loads [32]. Many active filter configurations are bmed on a 
PWM voltage source inverter to interface to the system through a system interface 
filter, where the filter is connected in parallel with the load being compensated, as 
shown in Figure 7.1. 
Another application is that DC/AC converters can be connected in parallel to sup- 
ply power to loads which need high power and high quality sinusoidal threc-phase 
voltage, as shown in Figure 7.2. 
The parallel operation of power converters was first introduced in the inverter un- 
interruptible power system (UPS) [27] for the purpose of increasing output power 
capacity and system reliability. So far, many papers have address ed this issue, espe- 
cially for DC/DC converter systems. However, for three-phase inverter systems, the 
topic is not sufficiently explored [47]. Therefore, one of our possible future works is 
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AC 
power source This voltage should be clean 61ý 
Nonlinear Load(s) 
converter Y VdC 
Figure 7.1: Simplified schematic diagam of the DC/AC converter used ass an active 
power filter. 
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Figure 7.2: A micro-grid with power supplied by several generators through DC/AC 
converters. 
to employ the voltage controller designed in this thesis to control the parallel con- 
verters. This method could improve the performance of the voltage generation and 
provide high quality waveforms to critical loads such as computers, communication 
systems, hospital equipments and banks. 
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Appendix A 
MATLAB program 
The program in MATLAB for the calculation of the voltage controller is given. 
format short e; 
Rf=0.056; 
Lf=1.307e-3; 
rf=1000; 
R=5; 
L=5e-3; 
r=500; 
Rg=0.02; 
Lg=0.35e-3; 
rg=17.5; 
C=50e-6; 
Au=-10000; 
Bu=l; 
Cu=-11001 
Du=O. 11; 
Wu=[Au Bu; Cu Duj; 
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A. MATLAB program 
Aw=-10000, 
Bw=10000; 
Cw=l; 
Dw=O; 
W=[Aw Bw; Cw Dwj; 
Ai=O; 
Bi=l; 
Ci=3; 
Di=0.001; 
Wi=[Ai Bi; Ci Dij; 
T=0.0001; 
Ad=-2/T; 
Bd=4/T; 
Cd=l; 
Dd=-I; 
Wd=[Ad Bd; Cd Dd); 
Xi=60; 
Mu=0.1; 
Ap=[-RS*rf/«Rf + rf)*Lf) 0 -rf/«Rf + rf)*Lf); 0 -R*r/«R + r)*L) r/«R + r)*L); 
rf/«Rf + rf)*C) -r/«R + r)*C) -(l/(R + r) + 1/(Rf + rf»/C]; 
Blp=[0 0; 0 0; -1/C 0]; B2p=[rf/«Rf + rf)*Lf); 0; 1/«Rf + rf)*C)]; 
Bp=[Blp B2p]; 
Clp=[0 0 -l]; 
C2p=[0 r/(R + r) 1/(R + r)]; 
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A. MATLAB_program 
C3p=[0 0 1]; 
Cp=[Clp; C2p; C3p]; 
Dllp=[0 1]; 
D12p=[0]; 
D2lp=[l 0]; 
D22p=[0]; 
D3lp=[0 0]; 
D32p=[0]; 
Dp=[Dllp D12p; D21p D22p]; 
Aa=[0 0; 0 0; 0 0]; 
A=[Ap zeros(3,3) B2p*Cd; Bw*Clp Aw 00 Bw*D12p*Cd; BCC2p 0 Ai 0 Bi*D22p*Cd; 
zeros(1,5) Au Bu*Cd; zeros(1,6) Ad]; 
Bl=[zeros(3,2) Blp; Bw*Xi 0 Bw*Dllp; 00 Bi*D2lp; zeros(2,4)]; 
B2=[B2p*Dd; Bw*D12p*Dd; Bi*D22p*Dd; Bu*Dd; Bd]; 
Cl=[zeros(1,3) Cw 000; zeros(1,5) Cu Du*Cd; Di*C2p 0 Ci 0 Di*D22p*Cd); 
C2=[Clp 000 D12p*Cd; Di*C2p 0 Ci 0 Di*D22p*Cd]; 
Dll=[zeros(2,4); 00 Di*D2lp]; 
D12=[0; Du*Dd; Di*D22p*Ddl; 
D21=[Xi 0 Dllp; 0 Mu Di*D2lp]; 
D22=[D12p*Dd; Di*D22p*Dd]; 
tssp=mksys(A, Bl, B2, Cl, C2, Dll, D12, D21, D22, 'tss'); 
[GAMOPT, SSCP, SSCL] = HINFOPT(tssp); 
[ACP, BCP, CCP, DCP]=BRANCII(SSCP); 
BCP1 = BCP(:, 1); BCP2 = BCP(:, 2); 
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A. MATLAB program 
ATew = [Ap B2p*CCP*Dd zeros(3,1) B2p*Cd; BCP1*Clp + BCP2*C2p*Di 
ACP + (BCP1*D12p + BCP2*D22p*Di)*CCP*Dd BCP2*Ci BCPI*D12p*Cd + 
BCP2*D22p*Cd*Di; Bi*C2p Bi*D22p*Dd*CCP Ai Bi*D22p*Cd; zeros(1,3) 
Bd*CCP 0 Ad]; 
BTew = [Blp; BCP1*Dllp + BCP2*D2lp*Di; Bi*D21p; 0 0]; 
CTew = [Clp D12p*CCP*Dd 0 D12p*Cd]; 
DTew = Dllp; 
Tew = normhinf(ATew, BTew, CTew, DTew) 
ATba = [Ap B2p*CCP*Dd zeros(3,1) B2p*Cd zeros(3,1); BCP1*Clp + 
BCP2*C2p*Di ACP + (BCP1*D12p + BCP2*D22p*Di)*CCP*Dd BCP2*Ci 
(BCP1*D12p+BCP2*D22p*Di)*Cd zeros(size(BCP2,1), 1); BCC2p Bi*D22p*CCP*Dd 
Ai Bi*D22p*Cd 0; zeros(1,3) Bd*CCP 0 Ad 0; Bw*C1P Bw*D12p*CCP*Dd 
0 Bw*D12p*Cd Aw]; 
BTba = [zeros(3,1); BCP1; 0; 0; Bw]; 
CTba = [zeros(1,3) zeros(1, size(CCP, 2» 00 Cw]; 
DTba = 0; 
Tba = normhinf(ATba, BTba, CTba, DTba) 
v=Tew/(1-Tba) 
sysc=ss(ACP, BCP, CCP, DCP); 
sysd=c2d(sysc, 0.0001, 'tustin'); 
a= sysd. a; 
b= sysd. b; 
c= sysd. c; 
d= sysd. d; 
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Appendix B 
Realization of P 
In this section the realization of the augmented plant P is derived. From Figure 3.8, 
we obtain all following equations. Combining them, P is obtained. 
Ul = Wd'U = 
Ad Bd 
U, 
[-Cd 
Dd 
A Bi B2 
A B2 Cd B, B2 Dd 
e=[w0 Ad 0 Bd C, Dil D12 Ul 
C, D12Cd Dil D12Dd 
A B, B2 
A B2Cd Blw B2Dd 
C2 D21 D22 Ul 
Ad 0 Bd woIw 
C2 D22Cd D21 D(22)Dd. 
-A B2Cd 00B, B2Dd 
VI 
z7i =e+ ývj 0 Ad 000 Bd 
V2 
w 
C, D12Cd ý0 Dil D12Dd 
u 
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B. Realization of 15 
A 0 B2Cd 00B, B2Dd VI 
972 : -- ic + AV2 
BiC2 Ai BjD22Cd 00 BjD21 BiD22Dd V2 
0 0 Ad 000 Bd w 
DiC2 Ci DjD22Dd 0A DiD21 DiD22Dd u 
- 
B 
A B2Cd 00 
1 
B, B2Dd 
VI 
W-z7i -ýLw 
[ 
,,, 'i - -] 0 
Ad 00 0 Bd 
V2 
Cw D) W C, D12Cd 0 Dil D12Dd 
A 0 B2Cd 00 B, B2Dd V1 
BwC, Au, BwDl2Cd Bwý 0 BwDil BwDl2Dd V2 
0 0 Ad 00 0 Bd w 
0 cw 0 00 0 0u 
VI 
A2 ý Wu -U=A, 
000 Bu V2 
. 
CuJO 00 Du] w 
u 
A 0 B2Cd 00 Bi B2Dd VI 
E3 
--` 
Wi * ic 
BC2 Ai BiD22Cd 00 BiD21 BiD22Dd V2 
0 0 Ad 000 Bd w 
DiC2 Ci DiD22Cd 00 DjD21 DjD22Dd u 
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Appendix C 
Realization of Tb,, and Tew 
In this section, the realization of Tb,, and T,,,, are presented. In Figure 3.8, assume 
w=0 and V2 = 0. Then u= Cx,. 
Ul = Wd*U= 
Ad Bd 
U, 
I 
Cd Dd 
i= Ax + B2u, = Ax + B2CdXd + 
B2DdCcXci 
e= Clx + D12UI = Cix + 
D12CdXd + D12DdccXci 
ic = C2x + D22U C2X + D22CdXd + D22DdCcXci 
Z72 = Cixi + Djic Cixi + DiC2x + 
DjD22CdXd + DiD22DdCcXci 
Yc = Acxc + Bc, (e + a) + B, 2z72 
= (Ac ý+ 
BID12 + B, 2DiD22)DdCCXC 
, ID12Cd 
+Bc2DiD22Cd)Xd + Bc2Cjxj + Bcla, + (Bclcl + Bc2DiC2)X + (Bc 
id = AdXd + BdCcXc, 
ii = Aixi + Biic = Aixi + BiC2x + 
BiD22CdXd + BiD22DdCcXcg 
A,,, I B.. 
D., 
(e + a), b=W. (e+a) = Cj- D. 
,j Y. = A. x,,, + B. (e + a) = Auxu, + B. Cix + 
B. Dl2CdXd + B. Dl2DdCcXc+B a, 
b=C. + D. (e + a) = C,,, xu, + D,,, Clx +D.. 
D12CdXd+ DuD12DdCcXc+ D,,, a 
Combining these equations, Tb. is obtained. 
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C. Realization of Tb. and T,.,, 
Assume v, =0 and v2 = 0, then u= Cx,. From Figure 3.8, the following equations 
can be obtained. 
ýý = Ax + Bjw + B2u, = Ax + Blw + B2CdXd + B2DdCcXci 
e= Cix + Djjw + D12UI = Cix + Djjw + D12CdXd + D12DdccXcg 
ic = C2x + D21w + D22UI = C2x + D21W + D22CdXd + D22DdCcXci 
Z72 = Cixi + Diic = Cixi + DiC2x + DjD2jw + DiD22CdXd + 
DiD22DdCcXci 
Y, 
= Axc . +Bc , le + 
Bc2z72 
(Ac 
,+B,, 
D12 + B, 2DiD22)DdCcXc + (BclCl + Bc2DiC2)X 
+ (Bc , ID12Cd + 
Bc2D22DiCd)Xd + Bc2CiXi + (Bc, Dll + Bc2DiD21)Wi 
Combining these equations, the transfer matrix from w to e, T,,,,, is obtained. 
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Appendix D 
The sequencing of switch vectors 
for 6 Prisms 
The representation of switch combinations is in the order of phase A, B, C and 
neutral leg. p means that the upper switch is closed and n means that the lower 
switch is closed [65]. When all the upper switches or the lower switches are closed, 
namely pppp or nnnn, the zero vector occurs. There are many strategies to select 
the zero vectors. In the experiment both of the two zero space vectors, pppp and 
nnnn are used for the sequencing of switching vectors. In addition, the symmetrical 
PWM sequencing scheme is employed. The sequencing of switch vectors for 6 Prisms 
are shown in Figure D. 1 - Figure D. 6. The more detailed information can be found 
in [65]. 
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D. The sequencing of switch vectors for 6 Prisms 
Tetrahedron I n p p p p p p p p n 
n n In p p p p n n n 
n n n n p p I n n n n 
n n p Ip Ip p p n n 
Sa 
Sb 
sc 
Sn 
Tetrahedron 2 n p p p p p n 
n n p p p p n n 
n in n in IpI p n in 1n in 
n n n p p p n n n 
Sa 
Sb 
sc 
Sn 
Tetrahedron 3 n P P n 
ni n pI pI pI p n n 
n n n p p p I n n n 
n n n n I n nI n n 
Sb 
sc 
Sn 
Tetrahedron 4 n n 1 p nI n 
n ni n p n n n 
n n n n n n n n 
nI p pI pI pI pI pI p pi n 
Sb 
sc 
Sn 
Figure D. l: Sequencing of switch vectors for Prism 1. 
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Tetrahedron 1 n 
I 
n 
I 
p 
I 
p 
I 
p 
I 
p 
I 
p 
I 
p 
I 
n 
I 
n 
n p p p p p p p p n 
n n n n p p n n n n 
n in n ip ip ip ip in in in 
Sa 
Sb 
sc 
Sn 
Tetrahedron 2 n In In p p p p n n n 
n 'p p P P P P p p n 
n in n in ip ip in in in in 
n n p p p p p p n n 
Sa 
Sb 
sc 
Sn 
Tetrahedron 3 n n p p p p p p n n 
ni p p p p p pi pi pi n 
n n n p p p p n n n 
n n n n p p n n n n 
S, 
I 
f I 
-f 
I 
- 
ý 
= 
Sb I I I I I 
E: 
sc 
Sn 
Tetrahedron 4 n n n p pI p p nI n n 
n nI p p p p p p n n 
nI n n n p p n n n n 
ni p pi pI pi pi pi pi pi n 
Sa 
Sb 
sc 
Sn 
Figure D. 2: Sequencing of switch vectors for Prism 2. 
10.1 
D. The sequencing of switch vectors for 6 Prisms 
Tetrahedron I n 
II 
n n 
I 
n 
I 
p 
I 
p 
I 
n 
I 
n 
I 
n 
I 
n 
n p p p p p p p p n 
n n n p p P p n n n 
n In in in 
sa 
Sb 
sc 
Sn 
Tetrahedron 2 n InI n n P 1 n 
n I p p P P 
1 P n 
n n P P P P Pi ni n 
n n n P P n n n 
sa 
Sb 
sc 
Sn 
Tetrahedron 3 n n n P P p n n n 
nI P P P P P P pi n 
n n P P P P p n n 
n n n n nI n n n 
sa 
Sb 
se 
Sn 
Tetrahedron 4 n n n n I 
nI nI n n 
n n P P P P P p n n 
n n n p p p p n n n 
n P P P P P i n 
S, 
Sb 
sc 
Sn 
Figure D. 3: Sequencing of switch vectors for Prism I 
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D. The sequencing of switch vectors for 6 Prisms 
Tetrahedron 1 n n n n p p n 
f 
n n n 
n n p p p p p p n n 
n p p p p p p p p n 
n n n Ip ip 
......... 
ip ip in in in 
sa 
.. 
Sb 
sc 
Sn 
Tetrahedron 2 n InI n n p n n n n 
n 'n n p p p n n n 
n Ip p Ip p p p ip ip in 
n n p p p p p p n n 
Sa 
Sb 
sc 
Sn 
Tetrahedron 3 n n n p p p p n n n 
ni n pI pi pi pi pi pi ni n 
n p pI I p p p 
p p p n 
n n n n p p n n n n 
S, 
Sb 
sc 
Sn 
Tetrahedron 4 n n n n 11 n n n n 
n nI n p p n n n 
n n p p p p p p n n 
n P p p p p P pi pi n 
Sa 
Sb 
sc 
Sn 
Figure DA: Sequencing of switch vectors for Prism 4. 
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Tetrahedron I in 
I 
in In 
f 
p 
I 
p 
I 
p 
I 
Ip 
I 
n 
I 
in 
I 
in 
n n in in p p In n in in 
in p p p I Ip p 
I 
Ip p p in 
in in p p Ip ip ip ip i in i in 
sa 
Sb 
sc 
Sn 
Tetrahedron 2 n in p p p p p IpI in I in 
in n n n p p n I ,n: n; n 
n p pi p iP iPI p ipi pi n 
in n n p p p p in I n n 
S, 
.......... 
Sb 
sc 
Sn 
Tetrahedron 3 in n p p p p p p n n 
in i n ni pi pi pi pi ni in i in 
n p p P P p p p p in 
in in n n p p in in in n 
Sa 
Sb 11 1 
sc 
. ........... 
Sn 
Tetrahedron 4 n in in p p p p in I in n 
in ni n in p p in n n in 
in in p p p p p p in n 
n P P P P P P p pi in 
Sa 
Sb 
sc 
Sn 
Figure D. 5: Sequencing of switch vectors for Prism 5. 
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Tetrahedron 1 n 
I 
p 
I 
11 p 
I 
11 p 
I 
p 
I 
11 p 
I 
11 p 
I 
p 
I 
p 
I 
n 
n n In n p p In n n n 
n n p p p p p p n n 
n in n p ip p ip in in in 
Sa 
Sb 
sc 
Sn 
Tetrahedron 2 n p1 p P P P P P p n 
n 1 n n n p p n n in n 
n n n ipi p ip ip in ini n 
n n p p p p In n 
sa 
Sb 
sc 
Sn 
Tetrahedron 3 n p p p P it P P 11 p p n 
n n ni pi pi pi pi ni ni n 
n n p p p p p p n n 
n n n n n n n n 
Sa 
Sb 
sc 
Sn 
Tetrahedron 4 nI n p pI pI 
pI pI n n 
n ni n n p p n n n n 
n n n p p p p n n n 
ni p pi pi i pi pi pi pi n 
Sa 
Sb 
S, 
Sn 
Figure D. 6: Sequencing of switch vectors for Prism 6. 
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